ATF22V10CQ
Key | Value |
---|
I/O Pins: | 24/28 |
---|
Commercial tpd: | 15 |
---|
Macrocells: | 10 |
---|
Power Options: | QUARTER |
---|
Registers: | 10 |
---|
Usable Gates: | 350 |
---|
A high-performance electrically erasable CMOS programmable logic device (PLD) with proven Atmel electrically erasable flash memory. The device supports speeds down to 5ns and power dissipation as low as 10µA (typical). All speed ranges are specified over the full 5V ± 10% range for military and industrial applications and 5V ± 5 percent for commercial applications. Each of several low-power options can significantly reduce total system power and enhance system reliability.
Ordering Code 订购信息订购码 | 封装 | 操作范围 | 载体类型 |
---|
ATF22V10CQ-15JU | PLCC 28J 28 | Industrial (A) (-40°C to 85°C) | |
DataSheet 数据手册
Application Note
- Atmel PLD Architectures Simplify Timing Calculations(4 页数, 更新时间: 08/1999)
- Atmel PLD Design Guidelines(12 页数, 更新时间: 09/2000)
- Converting Xilinx CoolRunner Designs to Atmel ATF15xx Family Low-power CPLDs and 22(L)V10C(Q)(Z) Low(11 页数, 更新时间: 10/2001)
- Programming of Atmel PLDs(文件大小: 184KB, 4 页数, 修订版 A, 更新时间: 08/2015)
- Saving Power with Atmel PLDs(7 页数, 更新时间: 09/2000)
- Selecting Decoupling Capacitors for Atmel PLDs(4 页数, 更新时间: 09/1999)
- Tips on Using Test Vectors for Atmel PLDs(20 页数, 更新时间: 09/1999)
- Using Programmable Logic Devices(4 页数, 更新时间: 09/1999)
- Using the Programmable Polarity Control(7 页数, 更新时间: 08/1999)
Qualification
White Paper