The 74AXP1G08 is a single 2-input AND gate.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
This device ensures very low static and dynamic power consumption across the entire VCC range from 0.7 V to 2.75 V. It is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
名称/描述 | Modified Date |
---|---|
Low-power 2-input AND gate (REV 2.0) PDF (174.0 kB) 74AXP1G08 [English] | 21 Jan 2014 |
名称/描述 | Modified Date |
---|---|
ロジック製品セレクションガイド... (REV 1.0) PDF (38.3 MB) LOGIC_SELECTION_GUIDE_2015_JP [English] | 19 Nov 2015 |
Logic selection guide 2016 (REV 1.1) PDF (15.3 MB) 75017285 [English] | 08 Jan 2015 |
名称/描述 | Modified Date |
---|---|
XSON6: extremely thin small outline package; no leads; 6 terminals; body 1.0 x 1.0 x 0.35 mm (REV 1.0) PDF (192.0 kB) SOT1202 [English] | 08 Feb 2016 |
名称/描述 | Modified Date |
---|---|
MAR_SOT1202 Topmark (REV 1.0) PDF (49.0 kB) MAR_SOT1202 [English] | 03 Jun 2013 |
型号 | 状态 | Family | 功能 | VCC (V) | 类型 | 说明 | Logic switching levels | Package version | Output drive capability (mA) | tpd (ns) | fmax (MHz) | No of bits | Power dissipation considerations | Tamb (Cel) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name | No of pins |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
74AXP1G08GS | Active | AXP | AND gates | 0.7 - 2.75 | AND gates | single 2-input AND gate | CMOS | SOT1202 | +/- 4.5 | 2.6 | 70 | 1 | ultra low | -40~85 | 347 | 36.3 | 235 | XSON6 | 6 |
产品编号 | 封装说明 | Outline Version | 回流/波峰焊接 | 包装 | 产品状态 | 部件编号订购码 (12NC) | Marking | 化学成分 | RoHS / 无铅 / RHF | 无铅转换日期 | MSL | MSL LF |
---|---|---|---|---|---|---|---|---|---|---|---|---|
74AXP1G08GS | SOT1202 | Reel 7" Q3/T4, Reverse | Active | 74AXP1G08GSH (9353 032 07125) | Standard Marking | 74AXP1G08GS | Always Pb-free | 1 | 1 |