BDTIC www.BDTIC.com/ATMEL

Features

Low-voltage and Standard-voltage Operation

```
- 1.8 (V<sub>cc</sub> = 1.8V to 5.5V)
```

- Internally Organized as 32,768 x 8
- Two-wire Serial Interface
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- 1 MHz (5.0V, 2.7V, 2.5V), and 400 kHz (1.8V) Compatibility
- Write Protect Pin for Hardware and Software Data Protection
- 64-byte Page Write Mode (Partial Page Writes Allowed)
- Self-timed Write Cycle (5 ms Max)
- High Reliability
 - Endurance: One Million Write Cycles
 - Data Retention: 40 Years
- Lead-free/Halogen-free Devices Available
- 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, EIAJ SOIC, 8-lead Ultra Thin Small Array Package (SAP), 8-lead TSSOP, and 8-ball dBGA2 Packages
- Die Sales: Wafer Form, Waffle Pack and Bumped Wafers

Description

The AT24C256C provides 262,144 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 32,768 words of 8 bits each. The device's cascadable feature allows up to eight devices to share a common two-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space-saving 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin SAP, 8-lead TSSOP, and 8-ball dBGA2 packages. In addition, the entire family is available in a 1.8V (1.8V to 5.5V) version.

Table 1. Pin Configurations

Pin Name	Function
A0 – A2	Address Inputs
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect
GND	Ground

8-lead PDIP			8	-lead S	OIC		
A0 🗆	1	8	□ V _{cc}	A0 🕅	1	8 🗆 V _{CC}	
A1 🗆	2	7	🗆 WP	A1 🕅	2	7 🗔 WP	
A2 🗆	3	6	□ SCL	A2 🗌	3	6 🖂 SCL	
GND 🗆	4	5	🗆 SDA	GND 🗌	4	5 🗔 SDA	
8-	-ball d	BGA	12	8-	lead TS	SOP	
V_{CC}	8	1	A0	A0 🗆	$1 \bigcirc$	8 🗆 V _{cc}	
WP	1	2	A1	A1 🗆	2	7 🗆 WP	
SCL	6	3	A2	A2 🗆	3	6 🗆 SCL	
SDA	5	4	GND	GND 🗆	4	5 🗆 SDA	
B	ottom	Vie	w				
8-lead Ultra-Thin SAP							
			V _{CC} 8	1 A0			
			WP 7	2 A1			
			SCL 6	3 A2			

SDA 5 4 GND Bottom View





Two-wire Serial EEPROM

256K (32,768 x 8)

AT24C256C

Preliminary

8568A-SEEPR-11/08




Absolute Maximum Ratings*

Operating Temperature55°C to +125°C
Storage Temperature65°C to + 150°C
Voltage on Any Pin with Respect to Ground 1.0 V +7.0V
Maximum Operating Voltage6.25V
DC Output Current5.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 1. Block Diagram



2 AT24C256C [Preliminary]

8568A-SEEPR-11/08

1. Pin Descriptions

SERIAL CLOCK (SCL): The SCL input is used to positive-edge clock data into each EEPROM device and negative-edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open drain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1, and A0 pins are device address inputs that are hardwired (directly to GND or to V_{CC}) for compatibility with other AT24Cxx devices. When the pins are hardwired, as many as eight 256K devices may be addressed on a single bus system. (Device addressing is discussed in detail under "Device Addressing") A device is selected when a corresponding hardware and software match is true. If these pins are left floating, the A2, A1, and A0 pins will be internally pulled down to GND. However, due to capacitive coupling that may appear during customer applications, Atmel recommends always connecting the address pins to a known state. When using a pull-up resistor, Atmel recommends using $10k\Omega$ or less.

WRITE PROTECT (WP): The write protect input, when connected to GND, allows normal write operations. When WP is connected directly to V_{CC} , all write operations to the memory are inhibited. If the pin is left floating, the WP pin will be internally pulled down to GND. However, due to capacitive coupling that may appear during customer applications, Atmel recommends always connecting the WP pins to a known state. When using a pull-up resistor, Atmel recommends using $10k\Omega$ or less.

8568A-SEEPR-11/08



2. Memory Organization

AT24C256C, 256K SERIAL EEPROM: The 256K is internally organized as 512 pages of 64 bytes each. Random word addressing requires a 15-bit data word address.

Table 2. Pin Capacitance⁽¹⁾

Applicable over recommended operating range from: TA = 25° C, f = 1.0 MHz, V_{CC} = +1.8V

Symbol	Test Condition	Max	Units	Conditions
C _{I/O}	Input/Output Capacitance (SDA)	8	pF	V _{I/O} = 0V
C _{IN}	Input Capacitance (A ₀ , A ₁ , SCL)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

Table 3. DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40^{\circ}C$ to +85°C, $V_{CC} = +1.8V$ to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V _{CC1}	Supply Voltage					5.5	V
I _{CC1}	Supply Current	V _{CC} = 5.0V	READ at 400 kHz		1.0	2.0	mA
I _{CC2}	Supply Current	V _{CC} = 5.0V	WRITE at 400 kHz		2.0	3.0	mA
I _{SB1}	Standby Current	V _{CC} = 1.8V	$V_{\rm IN} = V_{\rm CC}$ or $V_{\rm SS}$			1.0	μΑ
	(1.8V option)	V _{CC} = 5.0V	VIN - VCC OI VSS			6.0	μA
ILI	Input Leakage Currentt V _{CC} = 5.0V	V_{IN} = V_{CC} or V_{SS}	$V_{IN} = V_{CC} \text{ or } V_{SS}$			3.0	μA
I _{LO}	Output Leakage Currentt V _{CC} = 5.0V	$V_{OUT} = V_{CC} \text{ or } V_{SS}$	$V_{OUT} = V_{CC} \text{ or } V_{SS}$		0.05	3.0	μA
VIL	Input Low Level ⁽¹⁾			0.6		V _{CC} x 0.3	V
V _{IH}	Input High Level ⁽¹⁾			V _{CC} x 0.7		V _{CC} + 0.5	V
V _{OL2}	Output Low Level	V _{CC} = 3.0V I _{OL} = 2.1 mA				0.4	V
V _{OL1}	Output Low Level	V _{CC} = 1.8V	I _{OL} = 0.15 mA			0.2	V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.

Table 4.AC Characteristics (Industrial Temperature)Applicable over recommended operating range from:

4 AT24C256C [Preliminary]

8568A-SEEPR-11/08

Symbol	Parameter	1.8-	volt	2.5, 5.0-volt		Units
	i aranteter	Min	Max	Min	Max	Units
f _{SCL}	Clock Frequency, SCL		400		1000	kHz
t _{LOW}	Clock Pulse Width Low	1.3		0.4		μS
t _{HIGH}	Clock Pulse Width High	0.6		0.4		μS
ti	Noise Suppression Time ⁽¹⁾		100		50	ns
t _{AA}	Clock Low to Data Out Valid	0.05	0.9	0.05	0.55	μS
t _{BUF}	Time the bus must be free before a new transmission can start ⁽¹⁾	1.3		0.5		μS
t _{HD.STA}	Start Hold Time	0.6		.25		μS
t _{su.sta}	Start Set-up Time			0.25		μS
t _{HD.DAT}	Data In Hold Time			0		μS
t _{SU.DAT}	Data In Set-up Time	100		100		ns
t _R	Inputs Rise Time ⁽¹⁾		0.3		0.3	μS
t _F	Inputs Fall Time ⁽¹⁾		300		100	ns
t _{su.sto}	Stop Set-up Time	0.6		0.25		μS
t _{DH}	Data Out Hold Time			50		ns
t _{WR}	Write Cycle Time		5		5	ms
Endurance ⁽¹⁾	25°C, Page Mode, 3.3V		1,000,000			Write Cycles

T_{AI} = -40°C to +85°C, V_{CC} = +1.8V to +5.5V, CL = 100 pF (unless otherwise noted). Test conditions are listed in Note 2.

Note: 1. This parameter is ensured by characterization and is not 100% tested.

2. AC measurement conditions:


 $\label{eq:RL} \begin{array}{l} \mbox{(connects to V_{CC}): 1.3 k} \Omega$ (2.5V, 5.5V), 10 k} \Omega$ (1.8V) \\ \mbox{Input pulse voltages: 0.3 V_{CC} to 0.7 V_{CC} \\ \mbox{Input rise and fall times: $\leq 50 ns \\ \mbox{Input and output timing reference voltages: 0.5 V_{CC} } \end{array}$

8568A-SEEPR-11/08




3. Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Figure 2). Data changes during SCL high periods will indicate a start or stop condition as defined below.



START CONDITION: A high-to-low transition of SDA with SCL high is a start condition that must precede any other command (refer to Figure 3).



STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to Figure 3).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a "0" during the ninth clock cycle to acknowledge that it has received each word.

STANDBY MODE: The AT24C256C features a low-power standby mode that is enabled upon power-up and after the receipt of the stop bit and the completion of any internal operations.


6 AT24C256C [Preliminary]


8568A-SEEPR-11/08

SOFTWARE RESET: After an interruption in protocol, power loss or system reset, any 2-wire part can be protocol reset by following these steps:


- a) Create a start bit condition,
- b) Clock 9 cycles,
- c) Create another start bit followed by stop bit condition as shown below.

The device is ready for next communication after above steps has been completed.






```
Figure 6. Write Cycle Timing
```



Note: 1. The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

8568A-SEEPR-11/08





8568A-SEEPR-11/08

4. Device Addressing

The 256K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (refer to Figure 8). The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all two-wire EEPROM devices.

•			•							
1	0	1	0	A2	A1	A0	R/W			
MSB							LSB			

The next three bits are the A2, A1, A0 device address bits to allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins. The A2, A1, and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high, and a write operation is initiated if this bit is low.


Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the device will return to a standby state.

DATA SECURITY: The AT24C256C has a hardware data protection scheme that allows the user to write protect the whole memory when the WP pin is at V_{CC} .



5. Write Operations


BYTE WRITE: A write operation requires two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0". The addressing device, such as a microcontroller, must then terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle, t_{WR} , to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (refer to Figure 9).





PAGE WRITE: The 256K EEPROM is capable of 64-byte page writes.

A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 63 more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (refer to Figure 10).



The data word address lower six bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 64 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.

10 AT24C256C [Preliminary]

8568A-SEEPR-11/08


6. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read, and sequential read.


CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page, to the first byte of the first page.


Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (refer to Figure 11).





RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition. (Refer to Figure 12)







http://www.BDTIC.com/ATM]

8568A-SEEPR-11/08



SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (refer to Figure 13).





12 AT24C256C [Preliminary]

8568A-SEEPR-11/08

7. AT24C256C Ordering Codes

Ordering Code	Voltage	Package	Operating Range
AT24C256C-PU (Bulk Form Only)	1.8	8P3	
AT24C256CN-SH-B ⁽¹⁾ (NiPdAu Lead Finish)	1.8	8S1	
AT24C256CN-SH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8S1	
AT24C256CW-SH-B ⁽¹⁾ (NiPdAu Lead Finish)	1.8	8S2	Lead-free/Halogen-free
AT24C256CW-SH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8S2	Industrial Temperature
AT24C256C-TH-B ⁽¹⁾ (NiPdAu Lead Finish)	1.8	8A2	(−40°C to 85°C)
AT24C256C-TH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8A2	
AT24C256CY7-YH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8Y7	
AT24C256CU2-UU-T ⁽²⁾	1.8	8U2-1	
AT24C256C-W-11	1.8	Die Sale	Industrial Temperature (−40°C to 85°C)

Note: 1. "-B" denotes bulk.

2. "-T" denotes tape and reel. SOIC = 4K per reel. TSSOP and dBGA2 = 5K per reel. SAP = 3K per reel. EIAJ = 2K per reel.

3. Available in tape & reel and wafer form; order as SL788 for inkless wafer form. Bumped die available upon request. Contact Serial Interface Marketing.

	Package Type					
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)					
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)					
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC)					
8U2-1	8-ball, die Ball Grid Array Package (dBGA2)					
8A2	8-lead, 4.40 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)					
8Y7	8-lead, 6.00 mm x 4.90 mm Body, Ultra Thin, Dual Footprint, Non-leaded, Small Array Package (SAP)					
Options						
1.8	Low-voltage (1.8V to 5.5V)					

8568A-SEEPR-11/08




8. Part Marketing Scheme

8-PDIP

Тор	Mark	Seal Year					
		Seal Week	Y =	SEAL YEA	AR		WW = SEAL WEEK
			6:	2006	0:	2010	02 = Week 2
			7:	2007	1:	2011	04 = Week 4
	A T M L U	Y W W	8:	2008	2:	2012	:: : :::: :
			9:	2009	3:	2013	:: : :::: ::
	2 E C 1						50 = Week 50
	* Lot Number						52 = Week 52
			Lot	Number t	to U	se ALL Chara	acters in Marking
			BOT	TOM MARK			
	Pin 1 Indicator (Do	ot)				No Bot	tom Mark

8-SOIC



Y =	SEAL YEA	R		WW	=	SEAL	WEEK
6:	2006	0:	2010	02	=	Week	2
7: 3	2007	1:	2011	04	=	Week	4
8: 3	2008	2:	2012	::	:	::::	:
9: 3	2009	3:	2013	::	:	::::	::
				50	=	Week	50
				52	=	Week	52

Lot Number to Use ALL Characters in Marking BOTTOM MARK

No Bottom Mark

8-TSSOP

Top Mark


Pi	n 1 I	ndica	ator	(Dot)
	-	-		-
*	Н	Y	W	W
	-	-		-
2	Е	С	1	
	-	-		-

Y =	SEAL	YEAR		WW	=	SEAL	WEEK	
6:	2006	0:	2010	02	=	Week	2	
7:	2007	1:	2011	04	=	Week	4	
8:	2008	2:	2012	::	:	::::	:	
9:	2009	3:	2013	::	:	::::	::	
				50	=	Week	50	
				52	=	Week	52	

XX = Country of Origin



14



AT24C256C [Preliminary]



8-Ultra Thin SAP

Seal Year

Top Mark	Seal Year									
	Seal Week	Y =	SEAL	YEAR		7	W	=	SEAL	WEEK
		6:	2006	0:	2010	()2	=	Week	2
	-	7:	2007	1:	2011	()4	=	Week	4
A T M L H	Y W W	8:	2008	2:	2012		: :	:	::::	:
	-	9:	2009	3:	2013		: :	:	::::	::
2 E C 1						ļ	50	=	Week	50
Lot Number						ļ	52	=	Week	52
	-									
*										
Pin 1 Indicator (D	Dot)									

dBGA2

Top Mark

Line 1 -----> 2ECU Line 2 -----> YMTC | <---- Pin 1 This Corner Y = ONE DIGIT YEAR CODE 4: 2004 7: 2007 5: 2005 8: 2008 6: 2006 9: 2009

M = SEAL MONTH (USE ALPHA DESIGNATOR A-L)
A = JANUARY
B = FEBRUARY
" " """""""""
J = OCTOBER

- K = NOVEMBER
- L = DECEMBER

TC = TRACE CODE


8568A-SEEPR-11/08



9. Packaging Information

8P3 – PDIP

Figure 1. 8P3 – PDIP




16 AT24C256C [Preliminary]

8568A-SEEPR-11/08

8S1 – JEDEC SOIC

Figure 2. 8S1 – JEDECSOIC







8568A-SEEPR-11/08



8S2 - EIAJ SOIC






18 AT24C256C [Preliminary]

8568A-SEEPR-11/08

8U2-1 – dBGA2







8568A-SEEPR-11/08



8A2 – TSSOP






20 AT24C256C [Preliminary]

8568A-SEEPR-11/08

8Y7 – SAP







Appendix A. Revision History

Doc. Rev.	Date	Comments
8568A	11/2008	Initial document release

22 AT24C256C [Preliminary]

8568A-SEEPR-11/08