

# **SP509**

# Rugged 40Mbps, 8 Channel Multi-Protocol Transceiver with Programmable DCE/DTE and Termination Resistors

#### **FEATURES**

- Ultra Fast 40Mbps Differential Transmission Rates
- Improved ESD Tolerance for Analog I/Os with 15kV HBM
- Internal Transceiver Termination Resistors for V.11/V.35
- · Interface Modes:
  - RS-232 (V.28) EIA-530 (V.10 & V.11) - X.21 (V.11) - EIA-530A (V.10 & V.11)
  - RS-449/V.36 V.35
- (V.10 & V.11)
- · Protocols are Software Selectable with 3-Bit Word
- Eight (8) Drivers and Eight (8) Receivers
- V.35 and V.11 Receiver Termination Network Disable Option
- Internal Line or Digital Loopback for Diagnostic Testing
- Adheres to NET1/NET2 and TBR-1/TBR-2 Requirements
- · Easy Flow-Through Pinout
- +5V Only Operation
- Individual Driver and Receiver Enable/Disable Controls
- Operates in either DTE or DCE Mode

## Now Available in Lead Free Packaging

Refer to page 7 for pinout

#### **APPLICATIONS**

- Router
- Frame Relay
- CSU
- DSU
- PBX
- Secure Communication Terminals

**DESCRIPTION** 

The SP509 is a monolithic device that supports eight (8) popular serial interface standards for Wide Area Network (WAN) connectivity. The SP509 is fabricated using a low power BiCMOS process technology, and incorporates an Exar regulated charge pump allowing +5V only operation. Exar's patented charge pump provides a regulated output of ±5.8V, which will provide enough voltage for compliant operation in all modes. Eight (8) drivers and eight (8) receivers can be configured via software for any of the above interface modes at any time. The SP509 requires no additional external components for compliant operation for all of the eight (8) modes of operation other than four capacitors used for the internal charge pump. All necessary termination is integrated within the SP509 and is switchable when V.35 drivers and V.35 receivers, or when V.11 receivers are used. The SP509 provides the controls and transceiver availability for operating as either a DTE or DCE.

Additional features with the SP509 include internal loopback that can be initiated in any of the operating modes by use of the LOOPBACK pin. While in loopback mode, receiver outputs are internally connected to driver inputs creating an internal signal path bypassing the serial communications controller for diagnostic testing. The SP509 also includes a latch enable pin with the driver and receiver address decoder. The internal V.11 or V.35 receiver termination can be switched off using a control pin (TERM\_OFF) for monitoring applications. All eight (8) drivers and receivers in the SP509 include separate enable pins for added convenience. The SP509 is ideal for WAN serial ports in networking equipment such as routers, access concentrators, network muxes, DSU/CSU's, networking test equipment, and other access devices.

#### **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

/ <sub>cc</sub> +7V
nput Voltages:
Logic0.3V to (V <sub>cc</sub> +0.5V)
Drivers0.3V to (V <sub>cc</sub> +0.5V)
Receivers±15.5V
Output Voltages:
Logic0.3V to (V <sub>cc</sub> +0.5V)
Drivers±12V
Receivers0.3V to (V <sub>cc</sub> +0.5V)
Storage Temperature65°C to +150°C
Power Dissipation
derate 19.0mW/°C above +70°C)
Package Derating:
ø <sub>JA</sub> 52.7 °C/W
Ø <sub>JC</sub> 6.5 °C/W

#### STORAGE CONSIDERATIONS

Due to the relatively large package size, storage in a low humidity environment is preferred. Large high density plastic packages are moisture sensitive and should be stored in Dry Vapor Barrier Bags. Prior to usage, the parts should remain bagged and stored below 40°C and 60%RH. If the parts are removed from the bag, they should be used within 48 hours or stored in an environment at or below 20%RH. If the above conditions cannot be followed, the parts should be baked for four hours at 125°C in order to remove moisture prior to soldering. Exar ships the 100-pin LQFP in Dry Vapor Barrier Bags with a humidity indicator card and desiccant pack. The humidity indicator should be below 30%RH.

#### **ELECTRICAL SPECIFICATIONS**

 $T_A = +25$ °C and  $V_{CC} = +4.75$ V to +5.25V unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
LOGIC INPUTS  V V H	2.0		0.8	Volts Volts	
LOGIC OUTPUTS  V OL V OH		2.4	0.4	Volts Volts	I <sub>ουτ</sub> = -3.2mA I <sub>ουτ</sub> = 1.0mA
V.28 DRIVER DC Parameters					
Open Circuit Voltage Loaded Voltage Short-Circuit Current Power-Off Impedance AC Parameters	±5.0 300		±15 ±15 ±100	Volts Volts mA Ω	per Figure 1 per Figure 2 per Figure 4, V <sub>OUT</sub> =0V per Figure 5 V <sub>cc</sub> = +5V for AC parameters
Transition Time Instantaneous Slew Rate Propagation Delay			1.5 30	μs V/μs	per Figure 6; +3V to -3V per Figure 3
t <sub>PHL</sub> t <sub>PLH</sub> Max.Transmission Rate	0.5 0.5 120	1 1 230	5 5	μs μs kbps	
V.28 RECEIVER DC Parameters					
Input Impedance Open-Circuit Bias HIGH Threshold LOW Threshold	3	1.7 1.2	7 +2.0 3.0	kΩ Volts Volts Volts	per Figure 7 per Figure 8
AC Parameters Propagation Delay			500		V <sub>cc</sub> = +5V for AC parameters
t <sub>PHL</sub> t <sub>PLH</sub>	50 50	100 100	500 500	ns ns	

 $T_A$  = +25°C and  $V_{CC}$  = +4.75V to +5.25V unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
V.28 RECEIVER (cont) AC Parameters (cont.) Max.Transmission Rate	120	235		kbps	
V.10 DRIVER DC Parameters					
Open Circuit Voltage Test-Terminated Voltage Short-Circuit Current Power-Off Current AC Parameters	±4.0 0.9V <sub>oc</sub>		±6.0 ±150 ±100	Volts Volts mA µA	per Figure 9 per Figure 10 per Figure 11 per Figure 12 V <sub>cc</sub> = +5V for AC parameters
Transition Time Propagation Delay			200	ns	per Figure 13; 10% to 90%
t <sub>PHL</sub> t <sub>PLH</sub> Max.Transmission Rate	30 30 120	100 100	500 500	ns ns kbps	
V.10 RECEIVER DC Parameters					
Input Current Input Impedance Sensitivity AC Parameters	-3.25 4		+3.25 ±0.3	mA kΩ Volts	per Figures 14 and 15  V <sub>cc</sub> = +5V for AC parameters
Propagation Delay  t <sub>PHL</sub> t <sub>PLH</sub> Max.Transmission Rate	120		50 50	ns ns kbps	
V.11 DRIVER DC Parameters					
Open Circuit Voltage Test Terminated Voltage  Balance Offset Short-Circuit Current Power-Off Current AC Parameters	±2.0 0.5V <sub>oc</sub>		±6.0 0.67V <sub>oc</sub> ±0.4 +3.0 ±150 ±100	Volts Volts Volts Volts Volts mA µA	per Figure 16 per Figure 17  per Figure 17 per Figure 17 per Figure 18 per Figure 19 V <sub>cc</sub> = +5V for AC parameters
Transition Time			10	ns	per Fig. 21 and 36; 10% to 90%
Propagation Delay  t <sub>PHL</sub> t <sub>PLH</sub> Differential Skew		30 30 2	50 50 5	ns ns ns	Using C <sub>L</sub> = 50pF; per Figures 33 and 36 per Figures 33 and 36 per Figures 33 and 36
( t <sub>ph</sub> -t <sub>oh</sub>  ) Max.Transmission Rate Channel to Channel Skew	40	2		Mbps ns	
V.11 RECEIVER DC Parameters					
Common Mode Range Sensitivity	-7		+7 ±0.2	Volts Volts	


DADAMETER	BALL .	TVD	84437	LINUTO	CONDITIONS
PARAMETER	MIN.	TYP.	WAX.	UNITS	CONDITIONS
V.11 RECEIVER (cont)  DC Parameters (cont.) Input Current	-3.25		±3.25	mA	per Figure 20 and 22;
Current w/ 100Ω Termination Input Impedance	4		±60.75	mA kΩ	power on or off per Figure 23 and 24
AC Parameters Propagation Delay  t <sub>PHL</sub> t <sub>PLH</sub>		30 30	50 50	ns ns	$V_{cc}$ = +5V for AC parameters Using $C_L$ = 50pF; per Figures 33 and 38 per Figures 33 and 38
Skew( t <sub>PHL</sub> -t <sub>PLH</sub>  ) Max.Transmission Rate Channel to Channel Skew	40	2	5	ns Mbps ns	per Figure 33
V.35 DRIVER DC Parameters					
Test Terminated Voltage Offset Output Overshoot Source Impedance Short-Circuit Impedance AC Parameters	±0.44 -0.2V <sub>ST</sub> 50 135		±0.66 ±0.6 +0.2V <sub>ST</sub> 150 165	Volts Volts Volts Ω	per Figure 25 per Figure 25; $V_{ST = Steady state value}$ per Figure 27; $Z_S = V_2/V_1 \times 50$ per Figure 28 $V_{cc} = +5V$ for AC parameters
Transition Time Propagation Delay		7	20	ns	per Figure 29; 10% to 90%
$t_{_{\mathrm{PHL}}}$ $t_{_{\mathrm{PLH}}}$ Differential Skew $( t_{_{\mathrm{PHL}}} - t_{_{\mathrm{PLH}}} )$		30 30 2	50 50 5	ns ns ns	per Figure 33 and 36; $C_L$ = 20pF per Figure 33 and 36; $C_L$ = 20pF per Figure 33 and 36; $C_L$ = 20pF
Max.Transmission Rate Channel to Channel Skew	40	5		Mbps ns	
V.35 RECEIVER DC Parameters					
Sensitivity Source Impedance Short-Circuit Impedance AC Parameters Propagation Delay	90 135	±50	<u>+</u> 200 110 165	mV Ω Ω	per Figure 30; $Z_S = V_2/V_1 \times 50\Omega$ per Figure 31 $V_{cc} = +5V$ for AC parameters
t <sub>PHL</sub> t <sub>PLH</sub> Skew( t <sub>PHL</sub> -t <sub>PLH</sub> )) Max.Transmission Rate Channel to Channel Skew	40	30 30 2 2	50 50 5	ns ns ns Mbps ns	per Figure 33 and 38; $C_L$ = 20pF per Figure 33 and 38; $C_L$ = 20pF per Figure 33; $C_L$ = 20pF
TRANSCEIVER LEAKAGE CO Driver Output 3-State Current Rcvr Output 3-State Current	JRRENT	500 1	10	μA μA	per Figure 32; Drivers disabled T <sub>x</sub> & R <sub>x</sub> disabled, 0.4V - V <sub>o</sub> - 2.4V
POWER REQUIREMENTS  V <sub>CC</sub> (Shutdown Mode) (V.28/RS-232) (V.11/RS-422) (EIA-530 & RS-449) (V.35) (EIA-530A)	4.75	5.00 1 95 230 270 170 200	5.25	Volts µA mA mA mA mA	All $I_{CC}$ values are with $V_{CC}$ = +5V $f_{IN}$ = 120kbps; Drivers active & loaded $f_{IN}$ = 10Mbps; Drivers active & loaded $f_{IN}$ = 10Mbps; Drivers active & loade V.35 @ $f_{IN}$ = 10Mbps, V.28 @ 20kbps $f_{IN}$ = 10Mbps; Drivers active & loaded

 $T_A$  = +25°C and  $V_{CC}$  = +5.0V unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DRIVER DELAYTIME BETWE	EN ACT	VE MOL	E AND	I KI-S I A I I	E MODE
RS-232/V.28  t <sub>pZL</sub> ; Tri-state to Output LOW  t <sub>pZH</sub> ; Tri-state to Output HIGH  t <sub>pL</sub> ; Output LOW to Tri-state  t <sub>pH</sub> ; Output HIGH to Tri-state		0.11 0.11 0.05 0.05	5.0 2.0 2.0 2.0	μs μs μs μs	$C_L$ = 100pF, Fig. 34 & 40; $S_2$ closed $C_L$ = 100pF, Fig. 34 & 40; $S_2$ closed $C_L$ = 100pF, Fig. 34 & 40; $S_2$ closed $C_1$ = 100pF, Fig. 34 & 40; $S_2$ closed
RS-423/V.10		0.00		μο	[
t <sub>pzi</sub> ; Tri-state to Output LOW t <sub>pzi</sub> ; Tri-state to Output HIGH t <sub>pzi</sub> ; Output LOW to Tri-state t <sub>pzi</sub> ; Output HIGH to Tri-state		0.07 0.05 0.55 0.12	2.0 2.0 2.0 2.0	μs μs μs μs	C <sub>L</sub> = 100pF, Fig. 34 & 40; S <sub>2</sub> closed C <sub>L</sub> = 100pF, Fig. 34 & 40; S <sub>2</sub> closed C <sub>L</sub> = 100pF, Fig. 34 & 40; S <sub>2</sub> closed C <sub>L</sub> = 100pF, Fig. 34 & 40; S <sub>2</sub> closed
RS-422/V.11  t <sub>pzL</sub> ; Tri-state to Output LOW t <sub>pzH</sub> ; Tri-state to Output HIGH t <sub>pLZ</sub> ; Output LOW to Tri-state t <sub>pHZ</sub> ; Output HIGH to Tri-state		0.04 0.05 0.03 0.11	10.0 2.0 2.0 2.0	µs µs µs µs	C <sub>L</sub> = 100pF, Fig. 34 & 37; S <sub>1</sub> closed C <sub>L</sub> = 100pF, Fig. 34 & 37; S <sub>2</sub> closed C <sub>L</sub> = 15pF, Fig. 34 & 37; S <sub>1</sub> closed C <sub>1</sub> = 15pF, Fig. 34 & 37; S <sub>2</sub> closed
V.35  t <sub>PZL</sub> ; Tri-state to Output LOW t <sub>PZH</sub> ; Tri-state to Output HIGH t <sub>PLP</sub> ; Output LOW to Tri-state t <sub>PHP</sub> ; Output HIGH to Tri-state		0.85 0.36 0.06 0.05	10.0 2.0 2.0 2.0	μs μs μs μs	C <sub>L</sub> = 100pF, Fig. 34 & 37; S <sub>1</sub> closed C <sub>L</sub> = 100pF, Fig. 34 & 37; S <sub>2</sub> closed C <sub>L</sub> = 15pF, Fig. 34 & 37; S <sub>3</sub> closed C <sub>L</sub> = 15pF, Fig. 34 & 37; S <sub>2</sub> closed
RECEIVER DELAY TIME BET	WEEN A	CTIVE M	ODE AN	D TRI-ST	ATE MODE
RS-232/V.28  t <sub>pZL</sub> ; Tri-state to Output LOW t <sub>pZH</sub> ; Tri-state to Output HIGH t <sub>pLZ</sub> ; Output LOW to Tri-state t <sub>pHZ</sub> ; Output HIGH to Tri-state RS-423/V.10		0.05 0.05 0.65 0.65	2.0 2.0 2.0 2.0	µs µs µs µs	$C_L$ = 100pF, Fig. 35 & 40; $S_1$ closed $C_L$ = 100pF, Fig. 35 & 40; $S_2$ closed $C_L$ = 100pF, Fig. 35 & 40; $S_1$ closed $C_L$ = 100pF, Fig. 35 & 40; $S_2$ closed
t <sub>p2L</sub> ; Tri-state to Output LOW t <sub>p2H</sub> ; Tri-state to Output HIGH t <sub>p1Z</sub> ; Output LOW to Tri-state t <sub>pHZ</sub> ; Output HIGH to Tri-state		0.04 0.03 0.03 0.03	2.0 2.0 2.0 2.0	μs μs μs μs	$C_L$ = 100pF, Fig. 35 & 40; S <sub>1</sub> closed $C_L$ = 100pF, Fig. 35 & 40; S <sub>2</sub> closed $C_L$ = 100pF, Fig. 35 & 40; S <sub>2</sub> closed $C_L$ = 100pF, Fig. 35 & 40; S <sub>2</sub> closed

 $\rm T_{\rm A}$  = +25°C and  $\rm V_{\rm CC}$  = +5.0V unless otherwise noted.

0.04 0.03 0.03 0.03 0.04 0.03 0.03 0.03	2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0	hs hs hs hs	C <sub>L</sub> = 100pF, Fig. 35 & 39; S <sub>1</sub> closed C <sub>L</sub> = 100pF, Fig. 35 & 39; S <sub>2</sub> closed C <sub>L</sub> = 15pF, Fig. 35 & 39; S <sub>1</sub> closed C <sub>L</sub> = 15pF, Fig. 35 & 39; S <sub>2</sub> closed C <sub>L</sub> = 100pF, Fig. 35 & 39; S <sub>2</sub> closed C <sub>L</sub> = 100pF, Fig. 35 & 39; S <sub>2</sub> closed C <sub>L</sub> = 15pF, Fig. 35 & 39; S <sub>1</sub> closed C <sub>L</sub> = 15pF, Fig. 35 & 39; S <sub>2</sub> closed
0.03 0.03 0.03 0.04 0.03 0.03 0.03	2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0	hs hs hs hs	C <sub>L</sub> = 100pF, Fig. 35 & 39; S <sub>2</sub> closed C <sub>L</sub> = 15pF, Fig. 35 & 39; S <sub>1</sub> closed C <sub>L</sub> = 15pF, Fig. 35 & 39; S <sub>2</sub> close C <sub>L</sub> = 100pF, Fig. 35 & 39; S <sub>1</sub> closed C <sub>L</sub> = 100pF, Fig. 35 & 39; S <sub>2</sub> closed C <sub>L</sub> = 15pF, Fig. 35 & 39; S <sub>1</sub> closed
0.03 0.03 0.04 0.03 0.03 0.03	2.0 2.0 2.0 2.0 2.0 2.0 2.0	hs hs hs hs	C <sub>L</sub> = 15pF, Fig. 35 & 39; S <sub>1</sub> closed C <sub>L</sub> = 15pF, Fig. 35 & 39; S <sub>2</sub> close C <sub>L</sub> = 100pF, Fig. 35 & 39; S <sub>1</sub> closed C <sub>L</sub> = 100pF, Fig. 35 & 39; S <sub>2</sub> closed C <sub>1</sub> = 15pF, Fig. 35 & 39; S <sub>1</sub> closed
0.03 0.04 0.03 0.03 0.03 R SKEW	2.0 2.0 2.0 2.0 2.0 2.0	µs µs µs µs µs	$C_L^{-}$ = 15pF, Fig. 35 & 39; $S_2^{-}$ close $C_L$ = 100pF, Fig. 35 & 39; $S_1^{-}$ closed $C_L^{-}$ = 100pF, Fig. 35 & 39; $S_2^{-}$ closed $C_1^{-}$ = 15pF, Fig. 35 & 39; $S_1^{-}$ closed
0.04 0.03 0.03 0.03	2.0 2.0 2.0 2.0	hs hs hs	$C_L = 100 pF$ , Fig. 35 & 39; $S_1$ closed $C_L = 100 pF$ , Fig. 35 & 39; $S_2$ closed $C_1 = 15 pF$ , Fig. 35 & 39; $S_1$ closed
0.03 0.03 0.03	2.0 2.0 2.0	μs μs μs	$C_{L}$ = 100pF, Fig. 35 & 39; $S_{2}$ closed $C_{1}$ = 15pF, Fig. 35 & 39; $S_{1}$ closed
0.03 0.03 0.03	2.0 2.0 2.0	μs μs μs	$C_{L}$ = 100pF, Fig. 35 & 39; $S_{2}$ closed $C_{1}$ = 15pF, Fig. 35 & 39; $S_{1}$ closed
0.03 0.03	2.0 2.0	μs μs	C <sub>1</sub> = 15pF, Fig. 35 & 39; S <sub>1</sub> closed
0.03	2.0	μs	$C_L = 15pF$ , Fig. 35 & 39; $S_1$ closed $C_L = 15pF$ , Fig. 35 & 39; $S_2$ closed
R SKEW			$C_L = 15 \text{pF}, \text{ Fig. 35 & 39; } S_2 \text{ closed}$
1	(per		
100	(P 0.	Figures 32	2, 33, 36, 38)
1 .50		ns	$[(t_{PHI})_{Tx1} - (t_{PHI})_{Txn}]$
100		ns	$[(t_{PlH})_{Tx1} - (t_{PlH})_{Txn}]$
20		ns	$[(t_{PHL})_{Rx1} - (t_{PHL})_{Rxn}]$
20		ns	$[(t_{PHL})_{Rx1} - (t_{PHL})_{Rxn}]$
2		ns	$[(t_{PHL})_{Tx1} - (t_{PHL})_{Txn}]$
2		ns	$[(t_{PLH})_{Tx1} - (t_{PLH})_{Txn}]$
2		ns	$[(t_{PHI})_{PV1} - (t_{PHI})_{PVD}]$
3		ns	$ \begin{bmatrix} (t_{\text{PHL}})_{\text{Rx1}} - (t_{\text{PHL}})_{\text{Rxn}} \\ [(t_{\text{PHL}})_{\text{Rx1}} - (t_{\text{PHL}})_{\text{Rxn}} \end{bmatrix} $
5		ns	$[(t_{PHL})_{Tx2} - (t_{PHL})_{Txn}]$
5		ns	$[(t_{PLH})_{Tx2} - (t_{PLH})_{Txn}]$
5		ns	$[(t_{PHL})_{Rx2} - (t_{PHL})_{Rxn}]$
5		ns	$[(t_{PHL})_{Rx2} - (t_{PHL})_{Rxn}]$
2		ns	$[(t_{PHL})_{Tx1} - (t_{PHL})_{Txn}]$
2		ns	$[(t_{PLH})_{Tx1} - (t_{PLH})_{Txn}]$
2		ns	$[(t_{PHL})_{Rx1} - (t_{PHL})_{Rxn}]$
2		ns	$[(t_{PHL})_{Rx1} - (t_{PHL})_{Rxn}]$
	2 2 2 3 5 5 5 5	2 2 2 2 3 5 5 5 5 5 5 2 2	2 ns 2 ns 2 ns 3 ns 5 ns 5 ns 5 ns 5 ns 6 ns 7 ns 7 ns 7 ns 7 ns



Pin Number	Pin Name	Description	Pin Number	Pin Name	Description
1	VCC	5V Power Supply Input	51	TxC(b)	TxC Non-Inverting Input
2	GND	Signal Ground	52	GND	Signal Ground
3	SDEN	TxD Driver Enable Input	53	TxC(a)	TxC Inverting Input
4	TTEN	TxCE Driver Enable Input	55 54	CS(b)	CTS Non-Inverting Input
<u>5</u>	STEN RSEN	ST Driver Enable Input	55 56	CS(a)	CTS Inverting Input
7		RTS Driver Enable Input	56 57	DM(b)	DSR Non-Inverting Input
8	TREN	DTR Driver Enable Input		DM(a)	DSR Inverting Input
	RRCEN	DCD Driver Enable Input	58	GNDV10	V.10 Rx Reference Node
9	RLEN	RL Driver Enable Input	59	RRT(b)	DCD <sub>DTE</sub> Non-Inverting Input
10	LLEN#	LL Driver Enable Input	60	RRT(a)	DCD <sub>DTE</sub> Inverting Input
11	RDEN#	RxD Receiver Enable Input	61	IC Thu	RI Receiver Input
12	RTEN#	RxC Receiver Enable Input	62	TM(a)	TM Receiver Input
13	TxCEN#	TxC Receiver Enable Input	63	LL(a)	LL Driver Output
14	CSEN#	CTS Receiver Enable Input	64	VCC	Power Supply Input
15	DMEN#	DSR Receiver Enable Input	65	RL(a)	RL Driver Output
16	RRTEN#	DCD <sub>DTE</sub> Receiver Enable Input	66	VSS1	-2xVCC Charge Pump Output
17	ICEN#	RI Receiver Enable Input	67	C2N	Charge Pump Capacitor
18	TMEN	TM Receiver Enable Input	68	GND	Signal Ground
19	D0	Mode Select Input	69	C1N	Charge Pump Capacitor
20	D1	Mode Select Input	70	C2P	Charge Pump Capacitor
21	D2	Mode Select Input	71	VCC	Power Supply Input
22	TERM_OFF	Termination Disable Input	72	C1P	Charge Pump Capacitor
23	D_LATCH#	Decoder Latch Input	73	VDD	2xVCC Charge Pump Output
24	NC	No Connect	74	GND	Signal Ground
25	GND	Signal Ground	75	TR(a)	DTR Inverting Output
26	VCC	5V Power Supply Input	76	NC	No Connect
27	LOOPBACK#	Loopback Mode Enable Input	77	VCC	Power Supply Input
28	TxD	TxD Driver TTL Input	78	TR(b)	DTR Non-Inverting Output
29	TxCE	TxCE Driver TTL Input	79	RRC(b)	DCD Non-Inverting Output
30	ST	ST Driver TTL Input	80	VCC	Power Supply Input
31	RTS	RTS Driver TTL Input	81	RRC(a)	DCD Inverting Output
32	DTR	DTR Driver TTL Input	82	GND	Signal Ground
33	DCD DCE	DCD <sub>DCE</sub> Driver TTL Input	83	RS(a)	RTS Inverting Output
34	RL	RL Driver TTL Input	84	VCC	Power Supply Input
35	LL	LL Driver TTL Input	85	RS(b)	RTS Non-Inverting Output
36	RxD	RxD Receiver TTL Output	86	GND	Signal Ground
37	RxC	RxC Receiver TTLOutput	87	ST(a)	ST Inverting Output
38	TxC	TxC Receiver TTL Output	88	VCC	Power Supply Input
39	CTS	CTS Receiver TTL Output	89	V35TGND3	ST Termination Referance
40	DSR	DSR Receiver TTL Output	90	ST(b)	ST Non-Inverting Output
41	DCD DTE	DCD <sub>DTE</sub> Receiver TTL Output	91	GND	Signal Ground
42	RI	RI Receiver TTL Output	92	TT(a)	TxCE Inverting Output
43	TM	TM Receiver TTL Output	93	VCC	5V Power Supply Input
44	GND	Signal Ground	94	V35TGND2	ST Termination Referance
45	VCC	Power Supply Input	95	TT(b)	TxCE Non-Inverting Output
46	V35RGND	Reciever Termination Refrence	96	GND	Signal Ground
47	RD(b)	RXD Non-Inverting Input	97	SD(a)	TxD Inverting Output
48	RD(b)	RXD Inverting Input	98	VCC	
49		~ ·	99		5V Power Supply Input
	RT(b)	RxC Non-Inverting Input		V35TGND1	ST Termination Referance
50	RT(a)	RxC Inverting Input	100	SD(b)	TxD Non-Inverting Output

# **SP509 Driver Table**

Driver Output Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal		
MODE (D0, D1, D2)	001	010	011	100	101	110	111			
T <sub>1</sub> OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxD(a)		
T <sub>1</sub> OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxD(b)		
T <sub>2</sub> OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxCE(a)		
T <sub>2</sub> OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxCE(b)		
T <sub>3</sub> OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DCE(a)		
T <sub>3</sub> OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DCE(b)		
T <sub>4</sub> OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	RTS(a)		
T <sub>4</sub> OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	RTS(b)		
T₅OUT(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DTR(a)		
T <sub>5</sub> OUT(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DTR(b)		
T <sub>6</sub> OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DCE(a)		
T <sub>6</sub> OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DCE(b)		
T <sub>7</sub> OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RL		
T <sub>8</sub> OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	LL		

**Table 1. Driver Mode Selection** 

# **SP509 Receiver Table**

Receiver Input Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal		
MODE (D0, D1, D2)	001	010	011	100	101	110	111			
R₁IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxD(a)		
R <sub>1</sub> IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxD(b)		
R <sub>2</sub> IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxC(a)		
R <sub>2</sub> IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxC(b)		
R <sub>3</sub> IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DTE(a)		
R <sub>3</sub> IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DTE(b)		
R <sub>4</sub> IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	CTS(a)		
R <sub>4</sub> IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	CTS(b)		
R <sub>5</sub> IN(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DSR(a)		
R <sub>5</sub> IN(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DSR(b)		
R <sub>6</sub> IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DTE(a)		
R <sub>6</sub> IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DTE(b)		
R <sub>7</sub> IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RI		
R <sub>8</sub> IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	TM		




Figure 1. V.28 Driver Output Open Circuit Voltage




Figure 2. V.28 Driver Output Loaded Voltage




Figure 3. V.28 Driver Output Slew Rate




Figure 4. V.28 Driver Output Short-Circuit Current




Figure 5. V.28 Driver Output Power-Off Impedance




Figure 6. V.28 Driver Output Rise/Fall Times

W E ar corp ra pp. 87 K so Roa Free ppt 64 9/53 149 68/07 W e ar. c p. / 1.92 5 1, 10 060810




Figure 7. V.28 Receiver Input Impedance




Figure 8. V.28 Receiver Input Open Circuit Bias




Figure 9. V.10 Driver Output Open-Circuit Voltage




Figure 10. V.10 Driver Output Test Terminated Volt-




Figure 11. V.10 Driver Output Short-Circuit Current




Figure 12. V.10 Driver Output Power-Off Current

Xa Copo io 48 10 kato Re 4, Fra son A 488 50 56-7 17 W w sxar m 2 55 19 00 060810




Figure 13. V.10 Driver Output Transition Time




Figure 14. V.10 Receiver Input Current




Figure 15. V.10 Receiver Input IV Graph




Figure 16. V.11 Driver Output Open-Circuit Voltage




Figure 17. V.11 Driver Output Test Terminated Voltage




Figure 18. V.11 Driver Output Short-Circuit Current




Figure 19. V.11 Driver Output Power-Off Current




Figure 20. V.11 Receiver Input Current




Figure 21. V.11 Driver Output Rise/Fall Time




Figure 22. V.11 Receiver Input IV Graph




Figure 23. V.11 Receiver Input Current w/




Figure 24. V.11 Receiver Input Graph w/ Termination




Figure 25. V.35 Driver Output Test Terminated Voltage




Figure 26. V.35 Driver Output Offset Voltage




Figure 27. V.35 Driver Output Source Impedance




Figure 28. V.35 Driver Output Short-Circuit Impedance




Figure 29. V.35 Driver Output Rise/Fall Time




Figure 30. V.35 Receiver Input Source Impedance




Figure 31. V.35 Receiver Input Short-Circuit Impedance




Figure 32. Driver Output Leakage Current Test





Figure 33. Driver/Receiver Timing Test Circuit








Figure 35. Receiver Timing Test Load Circuit




Figure 36. Driver Propagation Delays




Figure 37. Driver Enable and Disable Times




Figure 38. Receiver Propagation Delays




Figure 39. Receiver Enable and Disable Times




Figure 40. V.28 (RS-232) and V.10 (RS-423) Driver Enable and Disable Times




Figure 41. Typical V.28 Driver Output Waveform




Figure 42. Typical V.10 Driver Output Waveform




Figure 43. Typical V.11 Driver Output Waveform




Figure 44. Typical V.35 Driver Output Waveform




Figure 45. Typical V.11 Driver Output Waveform




Figure 46. Typical V.35 Driver Output Waveform




Figure 47. Functional Diagram

The SP509 contains highly integrated serial transceivers that offer programmability between interface modes through software control. The SP509 offers the hardware interface modes for RS-232 (V.28), RS-449/V.36 (V.11 and V.10), EIA-530 (V.11 and V.10), EIA-530A(V.11 and V.10), V.35 (V.35 and V.28) and X.21(V.11). The interface mode selection is done via three control pins, which can be latched via microprocessor control.

The SP509 has eight drivers, eight receivers, and Exar's patented on-board charge pump (5,306,954) that is ideally suited for wide area network connectivity and other multi-protocol applications. Other features include digital and line loopback modes, individual enable/disable control lines for each driver and receiver, failsafe when inputs are either open or shorted, individual termination resistor ground paths, separate driver and receiver ground outputs, enhanced ESD protection on driver outputs and receiver inputs.

#### THEORY OF OPERATION

The SP509 device is made up of 1) the drivers, 2) the receivers, 3) a charge pump, 4) DTE/DCE switching algorithm, and 5) control logic.

#### **Drivers**

The SP509 has eight enhanced independent drivers. Control for the mode selection is done via a three-bit control word into D0, D1, and D2. The drivers are prearranged such that for each mode of operation, the relative position and functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the required signal levels. The mode of each driver in the different interface modes that can be selected is shown in Table 1.

There are four basic types of driver circuits – ITU-T-V.28 (RS-232), ITU-T-V.10 (RS-423), ITU-T-V.11 (RS-422), and CCITT-V.35.

The V.28 (RS-232) drivers output single-ended signals with a minimum of  $\pm 5V$  (with  $3k\Omega$  & 2500pF loading), and can operate over 120kbps. Since the SP509 uses a charge pump to generate the RS-232 output rails, the driver outputs will never exceed  $\pm 10V$ . The V.28 driver architecture is similar to Exar's standard line of RS-232 transceivers.

The RS-423 (V.10) drivers are also single-ended signals which produce open circuit  $V_{\text{OL}}$  and  $V_{\text{OH}}$  measurements of  $\pm 4.0 \text{V}$  to  $\pm 6.0 \text{V}$ . When terminated with a  $450 \Omega$  load to ground, the driver output will not deviate more than 10% of the open circuit value. This is in compliance of the ITU V.10 specification. The V.10 (RS-423) drivers are used in RS-449/V.36, EIA-530, and EIA-530A modes as Category II signals from each of their corresponding specifications. The V.10 drivers are guaranteed to transmit over 120kbps, but can operate at over 1Mbps if necessary.

The third type of drivers are V.11 (RS-422) differential drivers. Due to the nature of differential signaling, the drivers are more immune to noise as opposed to single-ended transmission methods. The advantage is evident over high speeds and long transmission lines. The strength of the driver outputs can produce differential signals that can maintain ±2V differential output levels with a load of  $100\Omega$ . The signal levels and drive capability of these drivers allow the drivers to also support RS-485 requirements of  $\pm 1.5$ V differential output levels with a  $54\Omega$  load. The strength allows the SP509 differential driver to drive over long cable lengths with minimal signal degradation. The V.11 drivers are used in RS-449. EIA-530. EIA-530A and V.36 modes as Category I signals which are used for clock and data. Exar's new driver design over its predecessors allow the SP509 to operate over 40Mbps for differential transmission.

The fourth type of drivers are V.35 differential drivers. There are only three available on the SP509 for data and clock (TxD, TxCE, and TxC in DCE mode). These drivers are current sources that drive loop current through a differential pair resulting in a 550mV differential voltage at the receiver. These drivers also incorporate fixed termination networks for each driver in order to set the  $V_{OH}$  and  $V_{OI}$  depending on load conditions. This termination network is basically a "Y" configuration consisting of two  $51\Omega$  resistors connected in series and a 124Ω resistor connected between the two  $50\Omega$  resistors and a V35TGND output. Each of the three drivers and its associated termination will have its own V35TGND output for grounding convenience. Filtering can be done on these pins to reduce common mode noise transmitted over the transmission line by connecting a capacitor to ground.

The drivers also have separate enable pins which simplifies half-duplex configurations for some applications, especially programmable DTE/DCE. The enable pins will either enable or disable the output of the drivers according to the appropriate active logic illustrated on Figure 47. The enable pins have internal pull-up and pull-down devices, depending on the active polarity of the receiver, that enable the driver upon power-on if the enable lines are left floating. During disabled conditions, the driver outputs will be at a high impedance 3-state.

The driver inputs are both TTL and CMOS compatible. All driver inputs have an internal pull-up resistor so that the output will be at a defined state at logic LOW ("0"). Unused driver inputs can be left floating. The internal pull-up resistor value is approximately  $500k\Omega$ .

#### Receivers

The SP509 has eight enhanced independent receivers. Control for the mode selection is done via a three-bit control word that is the same as the driver control word. Therefore, the modes for the drivers and receivers are identical in the application.

ranged for the specific requirements of the synchronous serial interface. As the operating mode of the receivers is changed, the electrical characteristics will change to support the required serial interface protocols of the receivers. Table 2 shows the mode of each receiver in the different interface modes that can be selected. There are two basic types of receiver circuits—ITU-T-V.28 (RS-232) and ITU-T-V.11, (RS-422).

The RS-232 (V.28) receiver is single-ended and accepts RS-232 signals from the RS-232 driver. The RS-232 receiver has an operating input voltage range of +15V and can receive signals downs to ±3V. The input sensitivity complies with RS-232 and V .28 at +3V. The input impedance is  $3k\Omega$  to  $7k\Omega$ in accordance to RS-232 and V .28. The receiver output produces a TTL/CMOS signal with a +2.4V minimum for a logic "1" and a +0.4V maximum for a logic "0". The RS-232 (V.28) protocol uses these receivers for all data, clock and control signals. They are also used in V.35 mode for control line signals: CTS, DSR, LL, and RL. The RS-232 receivers can operate over 120kbps.

The second type of receiver is a differential type that can be configured internally to support ITU-T-V.10 and CCITT-V.35 depending on its input conditions. This receiver has a typical input impedance of  $10k\Omega$  and a differential threshold of less than  $\pm 200$ mV, which complies with the ITU-T-V.11 (RS-422) specifications. V.11 receivers are used in RS-449/V.36, EIA-530, EIA-530A and X.21 as Category I signals for receiving clock, data, and some control line signals not covered by Category II V.10 circuits. The differential V.11 transceiver has improved architecture that allows over 40Mbps transmission rates.

enhanced indetrol for the mode a three-bit consense as the driver e, the modes for are identical in the even state of the proof of the modes for are identical in the even state of the proof of the pr

Like the drivers the releves are prear-

This resistor is invoked when the receiver is operating as a V.11 receiver, in modes EIA-530, EIA-530A, RS-449/V.36, and X.21. The same receivers also incorporate a termination network internally for V.35 applications. For V.35, the receiver input termination is a "Y" termination consisting of two  $51\Omega$  resistors connected in series and a  $124\Omega$  resistor connected between the two  $50\Omega$  resistors and V35RGND output. The V35RGND is usually grounded. The receiver itself is identical to the V.11 receiver.

The differential receivers can be configured to be ITU-T-V.10 single-ended receivers by internally connecting the non-inverting input to ground. This is internally done by default from the decoder. The non-inverting input is rerouted to V10GND and can be grounded separately. The ITU-T-V.10 receivers can operate over 1Mbps and are used in RS-449/V.36, E1A-530, E1A-530A and X.21 modes as Category II signals as indicated by their corresponding specifications. All receivers include an enable/disable line for disabling the receiver output allowing convenient half-duplex configurations. The enable pins will either enable or disable the output of the receivers according to the appropriate active logic illustrated on Figure 47. The receiver's enable lines include an internal pull-up or pull-down device, depending on the active polarity of the receiver, that enables the receiver upon power up if the enable lines are left floating. During disabled conditions, the receiver outputs will be at a high impedance state. If the receiver is disabled any associated termination is also disconnected from the inputs.

All receivers include a fail-safe feature that outputs a logic high when the receiver inputs are open, terminated but open, or shorted together. For single-ended V.28 and V.10 receivers, there are internal  $5k\Omega$  pull-down resistors on the inputs which produces a logic high ("1") at the receiver outputs. The differential receivers have a proprietary circuit that detect open or shorted inputs and if so, will produce a logic HIGH ("1") at the receiver output.

#### **CHARGE PUMP**

The charge pump is a Exar-patented design (5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses four-phase voltage shifting technique to attain symmetrical power supplies. The charge pump  $V_{\rm DD}$  and  $V_{\rm ss}$  outputs are regulated to +5.8V and -5.8V, respectively. There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

#### Phase 1

 $\_V_{ss}$  charge storage ——During this phase of the clock cycle, the positive side of capacitors  $C_{_1}$  and  $C_{_2}$  are initially charged to  $V_{_{CC}}$ . C+ is then switched to ground and the charge in  $C_{_1}$ - is transferred to  $C_{_2}$ -. Since  $C_{_2}$ + is connected to  $V_{_{CC}}$ , the voltage potential across capacitor  $C_{_2}$  is now  $2_{_X}V_{_{CC}}$ .

#### Phase 2

 $-\rm V_{SS}$  transfer —Phase two of the clock connects the negative terminal of  $\rm C_2$  to the  $\rm V_{SS}$  storage capacitor and the positive terminal of  $\rm C_2$  to ground, and transfers the negative generated voltage to  $\rm C_3$ . This generated voltage is regulated to –5.8V. Simultaneously, the positive side of the capacitor  $\rm C_1$  is switched to  $\rm V_{CC}$  and the negative side is connected to ground.

#### Phase 3

 $-\rm V_{DD}$  charge storage —The third phase of the clock is identical to the first phase—the charge transferred in  $\rm C_1$  produces  $-\rm V_{CC}$  in the negative terminal of  $\rm C_1$  which is applied to the negative side of the capacitor  $\rm C_2$ . Since  $\rm C_2$ + is at  $\rm V_{CC}$ , the voltage potential across  $\rm C_2$  is  $\rm 2_v V_{CC}$ .

#### Phase 4

 $-V_{DD}$  transfer —The fourth phase of the clock connects the negative terminal of  $C_2$  to ground, and transfers the generated 5.8V across  $C_2$  to  $C_4$ , the  $V_{DD}$  storage capacitor. This voltage is regulated to +5.8V. At the regulated voltage, the internal oscillator is disabled and simultaneously with this, the positive side of capacitor  $C_1$  is switched to  $V_{CC}$  and the negative side is connected to

The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

Since both V<sup>+</sup> and V<sup>-</sup> are separately generated from V<sub>CC</sub>; in a no-load condition V<sup>+</sup> and V<sup>-</sup> will be symmetrical. Older charge pump approaches that generate V<sup>-</sup> from V<sup>+</sup> will show a decrease in the magnitude of V<sup>-</sup> compared to V<sup>+</sup> due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 250 kHz. The external capacitors can be as low as  $1 \mu \text{F}$  with a 16 V breakdown voltage rating.

#### **TERM OFF FUNCTION**

The SP509 contains a TERM\_OFF pin that disables all three receiver input termination networks regardless of mode. This allows the device to be used in monitor mode applications that are typically found in networking test equipment. The TERM\_OFF pin internally contains a pull-down device with an impedance of over  $500k\Omega$ , which will default in a "ON" condition during power-up if V.35 receivers are used. The individual receiver enable line and the SHUTDOWN mode from the decoder will disable the termination regardless of TERM\_OFF.

## LOOPBACK FUNCTION

The SP509 contains a LOOPBACK pin that invokes a loopback path. This loopback path is illustrated in Figure 48. LOOPBACK has an internal pull-up resistor that defaults to normal mode during power up or if the pin is left floating. During loopback, the driver output and receiver input characteristics will still adhere to its appropriate specifications.

### DECODER AND D LATCH FUNCTION

The SP509 contains a D\_LATCH pin that latches the data into the D0, D1, and D2 decoder inputs. If tied to a logic LOW ("0"), the latch is transparent, allowing the data at the decoder inputs to propagate through and program the SP509 accordingly. If tied to a logic HIGH("1"), the latch locks out the data and prevents the mode from changing until this pin is brought to a logic QW

There are internal pull-up devices on D0, D1, and D2, which allow the device to be in SHUTDOWN mode ("111") upon power up. However, if the device is powered -up with the D\_LATCH at a logic HIGH, the decoder state of the SP509 will be undefined.

#### **ESD TOLERANCE**

The SP509 device incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electrostatic discharges and associated transients.

#### CTR1/CTR2 EUROPEAN COMPLIANCY

As with all of Exar's previous multiprotocol serial transceiver IC's, the drivers and receivers have been designed to meet all the requirements to NET1/NET2 and TBR2 in order to meet CTR1/CTR2 compliancy. The SP509 is also tested in-house at Exar and adheres to all the NET1/2 physical layer testing and the ITU Series V specifications before shipment. Please note that although the SP509, as with its predecessors, adhere to CTR1/CTR2 compliancy testing, any complex or unusual configuration should be double-checked to ensure CTR1/CTR2 compliance. Consult the factory for details.




Figure 48. SP509 Loopback Path





Figure 49. SP509 Typical Operating Configuration to Serial Port Connector with DCE/DTE programmability



C	
Ç	
П	
Ç	
	i
2	
CIALIC	

	SP908 Multip
	rotocol Configure
-	dasDCE

18	43	17	45	- 16	41	15	8	14	30	13	8	12	37	11	8	10	56	6	24	8	55	7	22	9	- 16	5	- 06	4	29	υ	28	Pin Number	Interface to	
TMEN	TM	KEN#	22	RRTEN#	DCD_DTE	DMEN#	DSR	CSEN#	CTS	TxCEN#	ĪχĆ	RTEN#	<b>8</b> 00	RD BN#	RXD	LLEN#	ᇿ	RLEN	RL	RRCEN	DCD_DCE	TREN	DTR	RSEN	RTS	STEN	SI	TTEN	TXCE	SDEN	TxD	Pin Mnemonic	Interface to System Logic	
	Receiver_8		Receiver_7		Receiver_6		Receiver_5		Receiver_4		Receiver_3		Receiver_2		Receiver_1		Driver_8		Driver_7		Driver_6		Driver_5		Driver_4		Driver_3		Driver_2		Driver_1	Circuit		
	TM(A)		ĸ	RRT(B)	RRT(A)	DM(B)	DM(A)	CS(B)	CS(A)	TxC(B)	TxC(A)	RT(B)	RT(A)	RD (B)	RD (A)		HQH		RL(A)	RRC(B)	RRC(A)	TR(B)	TRA	R5(8)	RSA	ST(B)	STON	TT(B)	ПΑ	SD(B)	SD(A)	Pin Mnemonic	Interface to Port- Connector	
	න		61	99	8	82	57	2	58	SI	ង	49	8	47	8		8		65	8	81	78	75	85	83	8	87	95	23	100	97	Pin Number	o Port-	•

Rec_222_orv_24														
			-	14	V28	5	F	V.10	78	F	¥10	<del>.</del>	F	ౙ
			]			:	i	-	!	i		!	i	į
			z	<u>₹</u>	800	4	2	415	<u>-</u>	2	V10	21	2	S
							Ī		Ī					
							1	1		1				
						š	TR/R/	۲ ا	ž	9	۲۱:			
	-		I	8	V28	12	TROO	Y.II	20	900	Y.II	20	θ	۲ <u>۲</u>
No.		III				25	RS(B)	TLY	19	CA(B)	TLY			
No.		V.11	0	105	V28	7	RS(A)	V.11	4	CA(A)	V.11	4	CA	V28
No.														
		YII	W	113	V.35	38	TT(8)	TLLY	==	DA(B)	VII			
No.		V.11	<u>_</u>	113	V.35	17	1168	11.7	24	DAGA	VIII	24	DA	V28
		YII	Ŋ	3	V.35	S	SD (B)	YJI	12	BA(B)	XII			
No.	$\vdash$	117	P	ន	V.35	4	SD (A)	YII	2	BA(A)	YII	2	ΒA	<u>کړ</u>
No.														
No.			Z	142	V28	2	ΤM	V.10	25	TM	V.10	25	TM	స్త
			J	125	V28							22	GE	V28
NS-449   NS-449   NS-5   NS-						의	RR(B)	TL.V	10	CF(B)	VIII			
			F	109	V28	13	RR(4)	117.4	8	CF(A)	V.11	8	CF	V28
						29	DM(B)	VII	22	CC(B)	V.11			
			Е	107	V28	11	DM(A)	V.11	6	CC(A)	V.11	- 6	Ω	V28
NS.449   NS.449   NS.5   NS.449   NS.5   NS.449   NS.5   NS.5   NS.449   NS.5		TILY				27	CS(B)	TLY	13	CB(B)	V.11			
		LEA	D	8	V28	9	CS(A)	TLY	8	CB(A)	HIX	5	80	Y28
		ΤII.V	AA	114	V.35	23	S) (8)	11.7	12	D8(B)	1174			
RS-449   V35   X-21   X-25   Signal   Mnemo   DB-37   Signal   Mnemo   M94   Signal   Mnemo   Mpe   nic   Pin(P)   Type   nic   Pin(P)   Pipe   nic   Pin(P)   Pipe   nic   Pin(P)   Pipe   nic   Pin(P)   Pipe   Pi		TLY	~	114	V.35	5	SIG	Υ.II	- 15	DB(A)	YII	15	DB	V28
R5.449   V.35   X.21   X.22   X.25   X.21   X.25   X.21   X.25   X.21   X.25		III	×	115	V.35	26	RT(B)	TIX.	9	DD(B)	HIX			
RS-449   V35   X21   X22   X25   X22   X25   X		TLUV	¥	115	V.35	8	RT(A)	11.7	17	DD(A)	V.11	17	DD	V28
NS.449   V.35   V.35   V.31   V.32   V.35		LUA	1	<u>5</u>	V.35	24	RD(B)	TLY	16	BB (B)	TLY			
RS-449   V3-5   X21		TILY	20	<u>5</u> 4	V.35	6	RD(A)	YII	w	BB (A)	VII	υ	88	V28
RS 449 V3.5 Signal Minemo   D8-37 Signal Minemo   M34 Signal Minem	_	_	Pin(F)	nic	Type	Pin(F)	nic	Type	Pin(F)	nic	Type	Pin(F)	nic	Type
RS-440 V3-5	_	_	M94	Mnemo	Signal	DB-37	Mnemo	Signal	DB-25	Mnemo	Signal	DB-25	Mnemo	ğna
commensuages and rote messagements	X2]			Š			75 44 6			S		4	) ) ) )	8
									Ents.	n.Assign m	d Port mil	ue seu D	nended o	ĮŠ

Spare drivers and receivers may be used for optional signals (Signal Quality, Rate Detect, Standby) or may be disabled using individual enable pins for each driver and receiver

	\$98
	88
	Ξŧ
	prot
	8
	8
	mfig
	ğ
	eĸ
J	ᄗ

ō	fü	7	25	16	41	15	8	14	36	13	86	12	37	11	8	10	36	9	2	00	8	7	ಜ	6	31	5	8	4	29	8	87	Pin Number	Interface to
IMEN	110	TEN#	20	RRTEN#	DCD_DTE	DMEN*	DSR	CSEN#	a	TXCEN#	TxC	RTEN#	<b>₹</b> ?	RD BU#	<b>2</b> 2	LLEN#	ᆫ	RLEN	몬	RRCEN	DCD_DCE	TREN	DTR	22 22	RTS	STEN	এ	TIEN	TXCE	SDEN	TxD	Pin Mnemonic	Interface to System Logic
	Kecewer_8		Receiver_7		Receiver_6		Receiver_5		Receiver_4		Receiver_3		Receiver_2		Receiver_1		Driver_8		Driver_7		Driver_6		Driver_S		Driver_4		Driver_3		Driver_2		Driver_1	Circuit	
	DAMAI I	TANK	n	RRT(B)	RRT(A)	DM(B)	DMGQ	CS(B)	CSW	TxC(B)	TxC(A)	RT(B)	RT(A)	RD (B)	RD (A)		L(A)		RL(A)	RRC(B)	RRC(A)	TR(B)	TRON	73 (6)	88	ST(B)	ST(A)	11(8)	ΠW	SD(B)	SD(A)	Pin Mnemonic	Interface to Port- Connector
	R		6]	8	8	8	S7	2	88	SI	బ	\$	8	47	<del>&amp;</del>		8		65	8	81	78	75	88	8	8	87	95	29	100	97	Pin Number	o Port.
_	_	_	_	_	_	_			_	_	_	_	_	_	_	_	_	_				_	_	_				_					
	S.	5	ន		ភ		ឥ		ភ		ă		ភ		ភ		ន		ప				ភ		ភ				ន		ភ	åå.	

Spare drivers and receivers may be used for optional signals (Signal Quality, Rate Detect, Standby) or may be disabled using individual enable pins for each driver and receiver

9.5	ı
age me	ı
	ı
ã.S	ı
= a	ı
imple Sand	ı
sand signa implement	ı
men Sign	ı
<u>a</u>	ı
nal funct nations	ı
ᅙᅙ	ı
ctionsare subjec ns	ı
9	ı
Ñ	ı
ă	ı
100	ı
_5	ı
巫.	ı
- 4	ı
ct to nation	ı
₫.	ı
Š.	ı
20	ı
	ı
<u> </u>	ı
ø.	ı
₫.	ı
<u>~</u>	ı
Variat	ı
ā.	ı
- ∰.	ı
- 3	ı
4	ı
pueuo	ı
~ ~	ĺ
유	ĺ
₩.	ĺ
ਹੋ	l
Q	l

Pin assi / non-s  $\pm$  EIA-S30 uses V.11 differentials for DSR (CC) and DTR (CD) signals; EIA-S30-A uses single-ended V.10 for DSR and DTR and adds RI signal on pin 22

\*\* X21 use either B() or X(), not both

Recommended Signals and Port Pin Assignments

#### ORDERING INFORMATION

Part NumberTop MarkTemperature RangePackage TypesSP509CF-LSP509CFYYWW0°C to +70°C100 Lead LQFP

#### **REVISION HISTORY**

DATE	REVISION	DESCRIPTION
01/19/05		Legacy Sipex Datasheet.
06/08/10	1.0.0	Convert to Exar Format and change revision to 1.0.0.

#### Notice

EXAR Corporation reserves the right to make changes to any products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no representation that the circuits are free of patent infringement. Charts and schedules contained herein are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writting, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2010 EXAR Corporation

Datasheet June 2010

Send your Interface technical inquiry with technical details to: uarttechsupport@exar.com

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.