



# Low-Cost Programmable Multi-Protocol Transceivers

- SP522 2 Drivers and 2 Receivers
- SP524 4 Drivers and 4 Receivers
- Driver and Receiver Tri-State Control
- Low-Cost WAN Solution
- Loopback Function for Diagnostics
- Software Selectable Interface Modes:
  - -RS-232 (V.28), RS-423 (V.10)
  - -RS-422 (V.11, X.21), RS-485



#### DESCRIPTION

The **SP522/524** is a monolithic device that supports three serial interface standards for Wide Area Network Connectivity. The **SP522/524** is ideally suited for multi-protocol designs that are cost and space sensitive. The **SP522/524** is fabricated using a low power BiCMOS process technology. Two (2) drivers and two (2) receivers for the **SP522** can be configured via software for any of the above interface modes at any time. The **SP524** offers two (2) additional drivers and two (2) additional receivers.



### **SPECIFICATIONS**

Typical @ 25°C and nominal supply voltages unless otherwise noted.

	MIN.	TYP.	MAX.	UNITS	CONDITIONS
LOGIC INPUTS					
V <sub>IL</sub> V <sub>IH</sub>	2.0		0.8	Volts Volts	
LOGIC OUTPUTS					
V <sub>OL</sub>			0.4	Volts	$I_{OUT} = -3.2 \text{mA}$
V <sub>OH</sub>	2.4			Volts	I <sub>OUT</sub> = 1.0mA
RS422 DRIVER					
TTL Input Levels					
V <sub>IL</sub>	0		0.8	Volts	
V <sub>IH</sub> Outputs	2.0			Volts	
Differential Output	+2.0		<u>+</u> 5.0	Volts	R=50Ω; see Figure 1
Open Circuit Voltage,V			±6.0	Volts	
Balance			±0.4	Volts	$ V_T  -  \overline{V_T} $
Offset			+3.0	Volts	
Short Circuit Current			±150	mA	$V_{out} = 0V$
Power Off Current			±100	μA	$V_{cc}^{out} = 0V, V_{out} = \pm 0.25V$
Transition Time Max. Transmission Rate	10		40	nS Mbps	Rise/fall time, 10%-90% $R_1 = 100\Omega$
Propagation Delay	10			IVIDPS	$T_A = +25^{\circ}C$
t <sub>PHL</sub>		90	150	nS	$R_{DIFF} = 100\Omega$ , Figures 3 & 5
t <sub>PLH</sub>		90	150	nS	R <sub>DIFF</sub> =100Ω, Figures 3 & 5
RS422 RECEIVER					5111
TTL Output Levels					
V <sub>OL</sub>			0.4	Volts	
, V <sub>OH</sub>	2.4			Volts	
Input				Valta	(a) (b)
High Threshold Low Threshold	+0.3 -6.0		+6.0 -0.3	Volts Volts	(a)-(b) (a)-(b)
Common Mode Range	-7.0		-0.5 -+7. <del>0</del>	Volts	(a)-(b)
High Input Current				7 0.10	Refer to Rec. input graph
Low Input Current					Refer to Rec. input graph
Receiver Sensitivity			<u>+</u> 0.3	Volts	$V_{CM} = +7V \text{ to } -7V$
Input Impedance	4			kΩ	
Max. Transmission Rate	10			Mbps	T .05°C
Propagation Delay		110	175	nS	T <sub>A</sub> = +25°C Figures 3 & 7
t <sub>PHL</sub> t <sub>PLH</sub>		110	175	nS	Figures 3 & 7
RS485 DRIVER					
TTL Input Levels					
V <sub>IL</sub>			0.8	Volts	
V <sub>IH</sub>	2.0			Volts	
Outputs					
Differential Output	±1.5		±5.0	Volts	R=27 $\Omega$ ; C <sub>L</sub> =50pF; see Fig. 1
Open Circuit Voltage,V <sub>O</sub> Balance			±6.0	Volts Volts	$ V_T  -  \overline{V_T} $
Output Current	28.0		<u>+</u> 0.2	mA	$R_1 = 54\Omega$
Short Circuit Current	20.0	<u>+</u> 200		mA	$V_{out} = -7V \text{ to } +7V$
Transition Time			40	nS	Rise/fall time, 10%-90%
Max. Transmission Rate	10			Mbps	$R_i = 54\Omega$
Propagation Delay				_	Figures 3 & 5; T <sub>A</sub> = +25°C
t <sub>PHL</sub>		100	150	nS	$R_{DIFF} = 54\Omega$ , $C_{RL} = 50pF$
t <sub>PLH</sub>		100	150	nS	$R_{DIFF}^{Siii}=54\Omega$ , $C_{RL}^{iii}=50pF$

# **SPECIFICATIONS**

Typical @ 25°C and nominal supply voltages unless otherwise noted.


	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS485 RECEIVER					
TTL Output Levels					
Vol			0.4	Volts	
V <sub>OH</sub>	2.4			Volts	
input					
Common Mode Range	-7.0		+12.0	Volts	54.5
High Input Current					Refer to Rec. input graph
Low Input Current		. 0.1		Volta	Refer to Rec. input graph
Receiver Sensitivity Input Impedance	12	±0.1		Volts kΩ	$V_{CM} = +12V \text{ to } -7V$ $V_{CM} = +12V \text{ to } -7V$
Max. Transmission Rate	10			Mbps	V <sub>CM</sub> = +12 V to -7 V
Propagation Delay	10			Micho	$T_{\Delta} = +25^{\circ}C$
t <sub>PHL</sub>		110	175	nS	Figures 3 & 7
t <sub>Pl H</sub>		110	175	nS	Figures 3 & 7
RS232 DRIVER					
TTL Input Level					
			0.8	Volts	
V <sub>IL</sub> V <sub>IH</sub>	2.0			Volts	
Outputs					
High Level Output	+5.0		+15	Volts	$R_L$ =3K $\Omega$ , $V_{IN}$ =0.8V $R_L$ =3K $\Omega$ , $V_{IN}$ =2.0V
Low Level Output	-15.0		-5.0	Volts	$R_L^-=3K\Omega$ , $V_{IN}^{"}=2.0V$
Open Circuit Voltage	-15		+15	Volts	
Short Circuit Current	000		<u>+</u> 100	mA	$V_{out} = 0V$
Power Off Impedance	300		00	Ω	$V_{cc}^{out}$ = 0V, $V_{out}$ = ±2.0V $R_L$ = 3K $\Omega$ , $C_L$ =50pF,
Slew Rate			30	V/μs	$R_L = 3K\Omega$ , $C_L = 50pF$ , between +3V to -3V
Transition Time			1.5	116	$R_1 = 3K\Omega$ , $C_1 = 2500pF$
Max. Transmission Rate	120		1.5	μs Kbps	$R_1 = 3K\Omega$ , $C_1 = 2500pF$
Propagation Delay	120			Коро	$T_A = +25^{\circ}C$
t <sub>PHL</sub>		2	8	μS	$R_1^A = 3K\Omega$
t <sub>PIH</sub>		2	8	μS	$R_{i}=3K\Omega$
RS232 RECEIVER					
TTL Output Levels					
Vo			0.4	Volts	
V <sub>OH</sub>	2.4			Volts	
input			_		
High Threshold		1.7	3.0	Volts	
Low Threshold	0.8	1.2	.00	Volts	
Receiver Open Circuit Bias	3	5	+2.0 7	Volts KΩ	
Input Impedance Max. Transmission Rate	120	5	/	Kbps	
Propagation Delay	120			Nops	$T_{\Delta} = +25^{\circ}C$
t <sub>PHL</sub>		0.2	1	μS	. A - 120 O
t <sub>PLH</sub>		0.2	1	μS	
RS423 DRIVER				, -	
TTL Input Levels					
· ·			0.8	Volts	
V <sub>IH</sub>	2.0			Volts	
Output					$V_{DD} = +5V, V_{SS} = -5V$
High Level Output	+3.6		+6.0	Volts	$R_1 = 450\Omega$ . $V_{-} = 0.9^{*}V_{-}$
Low Level Output	-6.0		-3.6	Volts	$R_{L}^{L}=450\Omega, V_{T}=0.9*V_{OC}^{OC}$
Open Circuit Voltage	<u>+</u> 4.0		<u>+</u> 6.0	Volts	
Short Circuit Current			<u>+</u> 150	mA	$V_{OUT} = 0V$

# **SPECIFICATIONS** (Continued)

Typical @ 25°C and nominal supply voltages unless otherwise noted.

	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS-423 DRIVER					
Power Off Current			±100	μΑ	$V_{CC} = 0V, V_{OUT} = \pm 0.25V$
Transition Time			1.0	μS	Rise/fall time, 10-90%
Max. Transmission Rate	120			Kbps	$R_1 = 450\Omega$
Propagation Delay					$T_{A}^{-} = +25^{\circ}C$
t <sub>PHL</sub>		2	8	μS	$R_L=450\Omega$
t <sub>PLH</sub>		2	8	μS	R <sub>L</sub> =450Ω
RS423 RECEIVER					
TTL Output Levels					
V <sub>OL</sub>	0		0.4	Volts	
. V <sub>OH</sub>	2.4			Volts	
Input					
High Threshold	+0.3		+7.0	Volts	
Low Threshold	-7.0 -7.0		-0.3 +7.0	Volts Volts	
Common Mode Range High Input Current	-7.0		+7.0	VOIIS	Refer to Rec. input graph
Low Input Current					Refer to Rec. input graph
Receiver Sensitivity			+0.3	Volts	$V_{CM} = +7V \text{ to } -7V$
Input Impedance	4		10.0	ΚΩ	$V_{IN} = +10V \text{ to } -10V$
Max. Transmission Rate	120			Kbps	IN = 1.10 t to 1.0 t
Propagation Delay					T <sub>Δ</sub> = +25°C
t <sub>PHL</sub>		0.5	1	μS	A
telh		0.5	1	μS	
POWER REQUIREMENTS					
V <sub>CC</sub>	+4.75	+5.0	+5.25	Volts	
V <sub>DD</sub>	+9.5	+10.0	+10.5	Volts	
Vss	-9.5	-10.0	-10.5	Volts	
I <sub>cc</sub>		4		mA	$V_{CC} = +5V$ ; DP0=DP1=0V
DD		10		mA	$V_{DD} = +10V; DP0=DP1=0V$
I <sub>SS</sub>		10		mA	$V_{SS} = -10V$ ; DP0=DP1=0V
ENVIRONMENTAL AND ME		L			
Operating Temperature Range	0		+70	°C	
Storage Temperature Range	-65	. 0010 0	+150	°C	
Package	24-pii	n SOIC, 2	4-pin SSC	P, 44-pin QFP	
				l .	1

## **RECEIVER INPUT GRAPHS**



#### **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V <sub>CC</sub>	+7V
V <sub>DD</sub>	+12V
V <sub>SS</sub>	12V
Input Voltages	
Logic	0.5V to $(V_{cc}+0.5V)$
Drivers	0.5V to $(V_{CC}^{\circ}+0.5V)$
Receivers	±30V@≤100mA
Outputs Voltages	
Logic	0.5V to (V <sub>cc</sub> +0.5V)
Drivers	
Receivers	0.5V to (V <sub>cc</sub> +0.5V)
Storage Temperature	65°C to +150°C
Power Dissipation	



CAUTION:
ESD (ElectroStatic Discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. Personnel should be properly grounded prior to handling this device. The protective foam should be discharged to the destination socket before devices are removed.

#### OTHER AC CHARACTERISTICS

(Typical @ 25°C and nominal supply voltages unless otherwise noted)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DRIVER DELAY TIME FROM	ENABLĖ N	ODE T	O TRI-ST	ATE MODE	
SINGLE-ENDED MODE (RS-2	32, RS-42	3)			
t <sub>PZL</sub> ; Enable to Output low		600		ns	3KΩ pull-up to output
tpzu; Enable to Output high		300_		ns	3KΩ pull-down to output
t <sub>Pl 7</sub> ; Disable from Output lov	v	300		ns	5V to input
t <sub>PHZ</sub> ; Disable from Output hig	jh	900		ns	GND to input
<b>DIFFERENTIAL MODE (RS-42</b>	2, RS-485	)			
t <sub>PZL</sub> ; Enable to Output low		100		ns	C <sub>L</sub> = 100pF, Fig. 4 & 6; S <sub>1</sub> closed
t <sub>PZH</sub> ; Enable to Output high		120		ns	C <sub>L</sub> = 100pF, Fig. 4 & 6; S <sub>2</sub> closed
$t_{PLZ}$ ; Disable from Output low $^{'}$		100		ns	C <sub>L</sub> = 15pF, Fig. 4 & 6; S <sub>1</sub> closed
$t_{\rm PHZ}$ ; Disable from Output high		160		ns	$C_L = 15pF$ , Fig. 4 & 6; $S_2$ closed
RECEIVER DELAY TIME FRO	M ENABL	E MOD	E TO TRI-	STATE MODE	
SINGLE-ENDED MODE (RS-2	32, RS-42	3)			
t <sub>PZL</sub> ; Enable to Output low	, I	125		ns	$3K\Omega$ pull-up to output
t <sub>PZH</sub> ; Enable to Output high		120		ns	3KΩ pull-down to output
t <sub>PLZ</sub> ; Disable from Output low	v	90		ns	5V to input
t <sub>PHZ</sub> ; Disable from Output hig	jh	90		ns	GND to input
<b>DIFFERENTIAL MODE (RS-42</b>	2, RS-485	)			
t <sub>PZL</sub> ; Enable to Output low		125		ns	C <sub>RL</sub> = 15pF, Fig. 2 & 8; S <sub>1</sub> closed
t <sub>PZH</sub> ; Enable to Output high		120		ns	C <sub>RL</sub> = 15pF, Fig. 2 & 8; S <sub>2</sub> closed
$t_{PLZ}$ ; Disable from Output low	'	90		ns	C <sub>RL</sub> = 15pF, Fig. 2 & 8; S <sub>1</sub> closed
$t_{\rm PHZ}$ ; Disable from Output high		90		ns	C <sub>RL</sub> = 15pF, Fig. 2 & 8; S <sub>2</sub> closed




Figure 1. Driver DC Test Load Circuit




Figure 3. Driver/Receiver Timing Test Circuit




Figure 2. Receiver Timing Test Load Circuit




Figure 4. Driver Timing Test Load #2 Circuit




Figure 5. Driver Propagation Delays




Figure 6. Driver Enable and Disable Times




Figure 7. Receiver Propagation Delays






Figure 8. Receiver Enable and Disable Times

# PINOUT (24-PIN SOIC & SSOP)



# **PINOUT (44-PIN QFP)**



#### **FEATURES**

The SP522 and SP524 is a highly integrated serial transceiver that offers programmability between interface modes through software control. The SP522 and SP524 offers the hardware interface modes for RS-232 (V.28), RS-422A (V.11), RS-423 (V.10), and RS-485. The interface mode selection is done via two control pins. The SP522 contains two (2) independent drivers and two (2) independent receivers. The SP524 is basically two SP522 functions on one silicon, thus having four (4) drivers and four (4) receivers.

The SP522/SP524 is ideally suited for low-cost wide area network connectivity and other multiprotocol applications. Based on our previous multi-mode SP500 family, Sipex has allocated specific transceiver cells or "building blocks" from the SP503 and created the SP522. The "building block" concept is that these small transceiver cells can be packaged to offer a simple low-cost solution to networking applications that need only two to four interface modes. The **SP522** can be connected in series to build multiple channels needed for the specific application. Sipex has conveniently doubled the SP522 transceiver cell into the **SP524** on a single silicon. For example in a 8channel application requiring eight transceivers, the design can be implemented using two SP524 devices. The SP522 and SP524 can also be implemented in series with our SP500 family. An application needing 9-channels can use the SP504 containing seven (7) transceivers with the SP522.

#### THEORY OF OPERATION

The **SP522** and **SP524** are simply made up of the drivers, receivers, and decoder. The devices operate on three (3) power supplies;  $V_{\rm CC}$  at +5V,  $V_{\rm DD}$  at +10V, and  $V_{\rm SS}$  at -10V. Each of these circuit blocks are described in more detail below.

#### **Drivers**

The **SP522** has two (2) enhanced independent drivers. Control for the mode selection is done via a two–bit control word into DP0 and DP1. The drivers are pre-arranged such that for each mode of operation, the relative position and

functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the required signal levels. The mode of each driver in the different interface modes that can be selected is shown in *Figures 10 to 13*.

There are three basic types of driver circuits — RS-232, RS-423, and RS-485.

The RS-232 drivers output single—ended signals with a minimum of  $\pm 5V$  (with  $3K\Omega$  and 2500pF loading), and can operate up to 120Kbps. The RS-232 drivers are used in RS-232 mode for all signals, and also in V.35 mode where they are used as the control line signals such as DTR and RTS.

The RS-423 drivers are also single–ended signals with a minimum voltage output of  $\pm 3.6 V$  (with 450 $\Omega$  loading) and can operate up to 120Kbps. Open circuit  $V_{OL}$  and  $V_{OH}$  measurements are  $\pm 4.0 V$  to  $\pm 6.0 V$  when supplying  $\pm 5 V$  to  $V_{DD}$  and  $V_{SS}$ . The RS-423 drivers can be used in RS-449, EIA-530, EIA-530A and V.36 applications as Category II signals from each of their corresponding specifications.

The third type of driver produces a differential signal that can maintain RS-485,  $\pm 1.5$ V differential output levels with a worst case load of 54 $\Omega$ . The signal levels and drive capability of the RS-485 drivers allow the drivers to also support RS-422 (V.11) requirements of  $\pm 2$ V differential output levels with 100 $\Omega$  loads. The RS-422 drivers can be used in RS-449, EIA-530, EIA-530A and V.36 applications as Category I signals which are used for clock and data.

The drivers also have separate enable pins which makes the **SP522/SP524** helpful for half-duplex applications. The enable pins will tri-state the drivers when the ENT1 and ENT2 pins are at a logic low ("0"). For the **SP524**, ENT3 and ENT4 are used for the two additional drivers. During tri-stated conditions, the driver outputs will be at a high impedance state.

Unused driver inputs can be left floating; pull—up resistors to +5V is internally connected on the inputs so that the output is at a logic low ("0"). For differential drivers, the non-inverting output will be at a logic high ("1").

#### Receivers

The **SP522** has two (2) independent receivers which can be programmed for the different interface modes. Control for the mode selection is done by DP0 and DP1.

Like the drivers, the receivers are pre-arranged for the specific requirements of the interface. As the operating mode of the receivers is changed, the electrical characteristics will change to support the required interface. *Figures 10 to 13* show the mode of each receiver in the different interface modes that can be selected.

There are three basic types of receiver circuits — RS-232, RS-423, and RS-485.

The RS-232 receiver is a single–ended input with a threshold of 0.8V to 3.0V. The RS-232 receiver has an operating voltage range of  $\pm 15$ V and can receive signals up to 120Kbps. The input sensitivity complies with EIA-RS-232 and V.28 at  $\pm 3$ V to  $\pm 3$ V. The input impedance is  $\pm 3$ k $\Omega$  to  $\pm 3$ k $\Omega$ .

The RS-423 receivers are also single—ended but have an input threshold as low as  $\pm 300 \text{mV}$ . The input impedance is guaranteed to be greater than  $4K\Omega$ , with an operating voltage range of  $\pm 7\text{V}$ . The RS-423 receivers can operate up to 120Kbps. RS423 receivers can be used in RS-449, EIA530, EIA-530A and V.36 applications as Category II signals as indicated by their corresponding specifications.

The third type of receiver is a differential which supports RS-485. The RS-485 receiver has an input impedance of  $15 \mathrm{K}\Omega$  and a differential threshold of  $\pm 300 \mathrm{mV}$ . Since the characteristics of an RS-422 (V.11) receiver are actually subsets of RS-485, the receivers for RS-422 requirements are covered by the RS-485 receivers. RS-422 receivers are used in applications for RS-449, EIA530, EIA-530A and V.36 as Category I signals for receiving clock, data, and some control line signals. The differential

All receivers include a fail-safe feature that output a known logic state when the receiver inputs are unconnected. For single-ended RS-232 receivers, there are internal  $5k\Omega$  pull-down resistors on the inputs which produces a logic high ("1") at the receiver outputs. The single-ended RS-423 receivers produce a logic low ("0") on the output when the inputs are open. This is due to a pull-up device connected to the input. The differential receivers have the same internal pull-up device on the non-inverting input which produces a logic high ("1") at the receiver output.

The receivers also have enable pins which allow for convenient half-duplex configurations. The receivers are tri-stated when the  $\overline{ENR1}$  and  $\overline{ENR2}$  pins are at a logic high ("1"). For the SP524,  $\overline{ENR3}$  and  $\overline{ENR4}$  are used for the additional two receivers.

In addition to the separate enable lines on each transceiver, there is a latch enable pin, LATCH\_EN, which is used for enabling and disabling the decoder control inputs (DP0, DP1) and transceiver enable pins. This pin will default to a logic high ("1") if not being used.

# Loopback

The SP522 and SP524 contain a loopback feature that allows the driver outputs to "loopback" to the receiver inputs for diagnostic testing in the application. The loopback function is activated when the LOOPBCK pin is low. When in loopback mode, the driver outputs are tri-stated and the receiver inputs are deactivated. The receiver input impedance while in loopback will be a minimum of  $12k\Omega$ . The loopback function can be initiated during any mode of operation, RS-232, RS-423 or RS-422. The travel path of the transceivers in loopback is shown on Figure 9. The loopback function overrides the separate enable pins for the drivers or receivers. When  $\overline{\text{LOOPBCK}}$  is at a logic low ("0"), the device will be configured in loopback regardless whether the transceiver is enabled or disabled. If the loopback function is not required, the LOOPBCK pin will default to a logic high ("1") state.






Figure 9. Typical Operating Circuit, SP522 and SP524

WWW BDTIC Com/Exar/

MODE: RS232					
DRIVER RECEIVER					
DP0	DP1	DP0	DP1		
1	0	1	0		







LATCH_EN	LOOPBCK	ENTx	ENRx
1	1	1	0

Figure 10. Mode Diagram — RS232

MODE: RS423					
DRIVER RECEIVER					
DP0	DP1	DP0	DP1		
1	1	1	1		






LATCH_EN	LOOPBCK	ENTx	ENRx
1	1	1	0


Figure 11. Mode Diagram — RS423

MODE: RS422/485					
DRIVER RECEIVER					
DP0	DP0 DP1		DP1		
0	1	0	1		



LATCH_EN	LOOPBCK	ENTx	ENRx
1	1	1	0

MODE: RS422/485					
DRIVER RECEIVER					
DP0	DP1	DP0	DP1		
0	1	0	1		



LATCH_EN	LOOPBCK	ENTx	ENRx
1	1	1	0

Figure 13. Mode Diagram — RS422/RS485 for the SP524

#### APPLICATIONS INFORMATION

# **DCE-DTE Applications**

A serial port can be easily configured for DTE and DCE using multiple SP522 and/or SP524 parts. As shown on *Figure 14*, the transceivers are half-duplexed to provide convenient DCE-DTE capability. The driver outputs are connected to the receiver inputs with only one pair out to the serial port for each driver/receiver. When the driver is tri-stated by applying a logic low ("0") to ENT, the receivers can be active to receive the appropriate input. The driver output during tri-state is high impedance, therefore will not degrade the signal levels of the receiver input signal. When the receiver is tri-stated by applying a logic ("1") to  $\overline{ENR}$ , the driver output is active to drive the appropriate signal without interference from the receiver. The receiver inputs are at least  $12k\Omega$  to ground during tri-state.

# Configuring Additional Multi-Protocol Transceivers

Serial ports usually can have two data signals (SD, RD), three clock signals (TT, ST, RT), and at least eight control signals (CS, RS, etc.). EIA-RS-449 contains twenty six signal types including for a DB-37 connector. A DB-37 serial port design may require thirteen drivers and fourteen receivers. Although many applications do not use all these signals, some applications may need to support extra functions such as diagnostics. Sipex's SP504 supports enough transceivers for the primary channels of data, clock and control signals. Configuring LL, RL and TM may require two additional drivers and one receiver if designing for a DTE (one driver and two receivers for a DCE).

The SP522 and SP524 is a convenient solution in a design that requires two extra single ended or differential transceivers. The SP504 and SP522, shown in *Figure 15*, can be programmed in various configurations. The SP504 is programmed for RS-449 mode. By connecting the decoder pins of the SP504 to the DP0 and DP1 pins accordingly, the SP522 is programmed in RS-423 mode. This adds two single ended transceivers to the application. For applications needing more than five RS-422 transceivers or more than three RS-423 transceivers, the SP504

can be programmed to RS-422 whereas a SP524 can be added and programmed to RS-423, thus creating seven RS-422 channels and four RS-423 channels. The SP504 and the **SP522/SP524** can be configured to custom fit the various serial port application needs.

#### +5V Only Operation Using the SP782

The SP522 and SP524 use external ±10V or ±5V voltage supplies for power to maintain the RS-232 and RS-423 voltage levels, respectively. However, if a low-cost +5V solution if preferred, the SP522 and SP524 can be configured with the SP782 or SP784 programmable charge pump. The Sipex patent-pending programmable charge pumps offer ±10V or ±5V outputs. The programmability is used for switching from RS-232 using the ±10V outputs to RS-423 using the ±5V outputs. The SP782 requires 0.1µF capacitors and the SP784 requires 10µF capacitors for the charge pump. Please refer to the SP782 and SP784 data sheet for details on the programmable charge pump.

# Achieving ±10V with ±12V Supplies

Since the SP522 and SP524 use external  $\pm 10V$  supplies, systems that have  $\pm 12V$  supplies must be regulated down to  $\pm 10V$ . This can be simply configured by placing diodes in series with the  $V_{DD}$  and  $V_{SS}$  lines. The absolute maximum supply voltage is  $\pm 12V$ . Since most  $\pm 12V$  power supplies have some voltage tolerances, usually  $\pm 10\%$ , any increase above the 12V maximum will damage the device. However, the  $\pm 12V$  supply may be used providing that the maximum supply voltages do not exceed the rated absolute maximum  $V_{SS}$  and  $V_{DD}$ .

# Sequencing of Power Supplies

Power Supplies for the SP522 and SP524 must be sequenced. The recommended sequence is  $V_{CC}$  first,  $V_{DD}$  50-80 $\mu$ Sec later and  $V_{SS}$  100 to 1,000 $\mu$ Sec after  $V_{DD}$ . There are no sequencing requirements for the SP522 or SP524 when they are powered from either the SP782 or SP784 charge pump devices or from the  $V_{DD}$  and  $V_{SS}$  supply pins of the SP504 or SP505 charge pump powered devices. For further details, see the application note,  $V_{DD}$ ,  $V_{CC}$  and  $V_{SS}$  Power Supply Sequencing.




Figure 14. DTE/DCE Application with the SP522 and SP524





Figure 15. Adding extra channels is 1g to \$7522 and \$P5.4

		PACKAGE:	PLASTIC SMALL OU (WIDE)	JTLINE (SOIC
	EH			
	A1			=0
DIMENSIONS (Inches) Minimum/Maximum (mm) A	24-PIN 0.093/0.104			
<b>A</b> 1	(2.352/2.649) 0.004/0.012 (0.102/0.300)			
В	0.013/0.020			
D	(0.330/0.508) 0.599/0.614 (15.20/15.59)			
E	0.291/0.299 (7.402/7.600)			
е	0.050 BSC (1.270 BSC)			
	0.394/0.419			
Н	(10.00/10.64)			
L	0.016/0.050 (0.406/1.270)			

		PACKAGE:	PLASTIC SHRINK SMALL OUTLINE (SSOP)
	E H		
<u> </u>			
D (	-		
	1 A A A A A A A A A A A A A A A A A A A		0
e B	A1		L
DIMENSIONS (Inches) Minimum/Maximum (mm)	24-PIN		
Α	0.068/0.078 (1.73/1.99)		
<b>A</b> 1	0.002/0.008 (0.05/0.21)		
В	0.010/0.015 (0.25/0.38)		
D	0.317/0.328 (8.07/8.33)		
E	0.205/0.212 (5.20/5.38)		
е	0.0256 BSC (0.65 BSC)		
Н	0.301/0.311 (7.65/7.90)		
L	0.022/0.037 (0.55/0.95)		
Ø	0°/8° (0°/8°)		





DIMENSIONS Minimum/Maximum (mm)	44-PIN MQFP JEDEC MS-022 (AB) Variation		
SYMBOL	MIN	NOM	MAX
Α			2.45
A1	0.00		0.25
A2	1.80	2.00	2.20
b	0.29		0.45
D	13.20 BSC		;
D1	10.00 BSC		;
D2	8.00 REF		=
E	13.20 BSC		;
E1	10.00 BSC		;
E2	8.00 REF		
е	0.80 BSC		
N	44		


COMMON DIMENTIONS			
SYMBL	MIN	NOM	MAX
С	0.11		23.00
L	0.73	0.88	1.03
L1	1.60 BASIC		


44 PIN MQFP (MS-022 BC)

# **PACKAGE: 44 Pin LQFP**









DIMENSIONS	44-PIN LQFP		
Minimum/Maximum	JEDEC MS-026		
(mm)	(BCB) Variation		ition
SYMBOL	MIN	NOM	MAX
Α			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
b	0.30	0.37	0.50
D	12.00 BSC		;
D1	10.00 BSC		;
е	0.80 BSC		
E	12.00 BSC		
E1	10.00 BSC		
N	44		

COMMON DIMENTIONS			
SYMBL	MIN	NOM	MAX
С	0.11		23.00
L	0.45	0.60	0.75
L1	1.00 BASIC		

**44 PIN LQFP** 

ORDERING INFORMATION			
Model	Temperature Range	Package Types	
SP522CT	0°C to +70°C	24-pin SOIC	
SP522CA	0°C to +70°C	24-pin SSOP	
SP524CF	0°C to +70°C	44-pin MQFP	
SP524CM		44-pin LQFP	

Please consult the factory for pricing and availability on a Tape-On-Reel option.

The SP522 is obsolete. Suggested upgrade is SP322.

The SP524 is not recommended for new designs. Suggested upgrade is SP526.



#### **ANALOG EXCELLENCE**

**Sipex Corporation** 

Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing neither does it convey any license under its patent rights nor the rights of others.