

Web server and Serial to Ethernet Controller

Features

- Built in a 8051
- Built in 32KB SSRAM and 64KB OTP ROM
- Built in 10/100 Ethernet MAC/PHY
- Built in a 4-channel DMA
- Built in a 8-bit 8-channel ADC(0V~2.5V)
- Support external Flash I/F to extend code size remote by using external program memory(maximum equipment and consumer electronics. can support 512KB)
- Support one MII/reverse MII or RMII
- Support one SMI(MDC/MDIO)
- Support I2C for EEPROM access
- Support 3 timers two 8-bit H/W auto load timers one 16-bit H/W auto load timer
- UART(with MODEM control) and two simplified requirement of long distance communication. UART(Tx, Rx only)
- Support two MII (MII0: MAC mode & PHY mode, MII1: PHY mode)
- 0.25um CMOS technology
- 3.3V and 2.5V operation
- 128-pin PQFP package

General Description

The IP210S is a very cost effective and highly integrated SoC(System-on-Chip).The embedded Ethernet transceiver, 64k bytes OTP, 32K bytes SRAM, 8-channel 8-bit ADC, 10/100Mbps Ethernet MAC/PHY, offload engine and 8051 support Support CPU boot from bank0 0x0000 or IP210S can be applied for variety applications such as Serial-to-Ethernet convertor, network sensor, control/monitoring, automatic

The IP210S can support program running with embedded 64KB OTP ROM or external Flash memory for more flexible application. Since device drivers, network protocol stack and Ethernet offload engine are embedded inside the SoC, this design provides a neat and cost-effective solution. In addition to TP cable connection, the IP210S also Support one high speed (up to 921Kbps) provides the fiber cable connection to meet the

> 媒体访问控制,它定义了数据帧怎样在介质上进行传输。 -物理层,OSI的最底层。一般指与外部信号接口的芯片。定 <mark>义了数据传送与接收所需要的电与光信号、线路状态、时钟基准、</mark> 数据编码和电路等,并向数据链路层设备提供标准接口。

MII——媒体独立接口 RMII——简化媒体独立接口.比MII有更少的I/O传输

MDC——管理数据时钟 MDIO——管理数据输入输出



Table of Contents

Feat	ures				1
Table	e of C	Contents			2
Revi	sion	History			5
1	PIN	Diagram			6
2	Bloc	k Diagram			7
3	Appl	lication Diagi	am		8
	3.1				
	3.2	Without	Flash RC	DM	9
4					
5	Fund				
	5.1				
		5.1.1		organization	
		5.1.2		P and Default Value	
		5.1.3		ssable Registers' Bit definition	
		5.1.4		Addressable Registers' Bit definition	
		5.1.5		Description (Non 8051 standard registers)	
		5.1.6		Description (8051 standard registers)	
		5.1.7		vtUp	
		5.1.8		rrupt	
		5.1.9		ers/Counters	
		5.1.9.1		ner0	
		5.1.9.2		ner1	
		5.1.9.3		ner2	
		5.1.10		or Mode	
		5.1.10		rpose	
		5.1.10		tion	
		5.1.11		sh Access Mode	
		5.1.11		rpose	
		5.1.11		ase & Write operation	
		5.1.11 5.1.12		ad operation	
		5.1.12		anagement	
		5.1.12		wer Down Mode	
		5.1.13		og Timers	
		5.1.13		atch Dog Timer 1, WDT	
		5.1.13		atch Dog Timer 2, HWWDT	
	5.2			The state of the s	
	J.Z	5.2.1		nemory to internal memory	
		5.2.1.1		rpose	
		5.2.1.2		tion	
		5.2.2		Flash to internal memory	
		5.2.2.		rpose	
		5.2.2.2		tion	
		5.2.3		internal memory	
		5.2.3.1		rpose	
		5.2.3.2		tion	
		5.2.4		nemory to GPIO	
		5.2.4.		rpose	
		5.2.4.2		tion	
	5.3				
		5.3.1	Purpose .		32



		5.3.2	Initialize Time Counter	32
		5.3.3	Read Timer Counter	32
		5.3.4	Timer Counter overflow	32
	5.4	MAC		33
		5.4.1	TX MAC	33
		5.4.1.	1 TX descriptor registers	33
		5.4.1.	2 IP Checksum and CRC32 calculation for a proprietary packet	34
		5.4.1.	3 RX buffer	34
		5.4.1.	4 RX Filter	34
	5.5	EEPR(OM I/F	35
		5.5.1	Configuration	35
		5.5.1.	1 Access through P3[7:6]	35
		5.5.1.		
		5.5.1.		
		5.5.2	Related Registers	
		5.5.3	Address of EEPROM	
	5.6	UART.		36
		5.6.1	The operation of the UART in 8051	36
		5.6.1.	•	
		5.6.1.		
		5.6.1.	3 Modes	36
		5.6.2	The operation of High Speed UART with FIFO	
		5.6.2.		
		5.6.2.		
		5.6.2.		
	5.7	MDC/N	/IDIO I/F	
		5.7.1	The operation of the MDC/MDIO	
		5.7.2	MDC/MDIO frame format	
	5.8	OTP		
		5.8.1	OTP Memory Feature	
		5.8.2	OTP on IP210S	
	5.9		ransceiver Interface	
		5.9.1	Registers definition	
		5.9.2	Register0 : Control Register	
		5.9.3	Register1 : Status Register	
		5.9.4	Register2 : PHY Identifier 1 Register	
		5.9.5	Register3 : PHY Identifier 2 Register	
		5.9.6	Register4 : Auto-Negotiation Advertisement Register	
		5.9.7	Register5 : Auto-Negotiation Link Partner Ability Register	
		5.9.8	Register6 : Auto-Negotiation Expansion Register	
6	Reg	ister Descrip	otion	
	6.1		er Address Mapping	
	6.2		er Descriptions	
7	Elec		cteristics	
	7.1		te Maximum Rating	
	7.2		Dissipation	
	7.3		aracteristic	
	-	7.3.1	Operating Condition	
		7.3.2	ADC Operating Condition	
		7.3.3	Supply Voltage	
	7.4	AC Tim	ning	
		7.4.1	Reset Timing	
		7.4.2	PHY Mode MII Timing	
		7.4.3	MAC Mode MII Timing	
			•	



	7.4.4	RMII Timing	80
	7.4.5	SMI Timing	
	7.4.6	EEPROM Timing	
		mal Data	
8	Order Informa	ation	83
9	Package Deta	ail	84




Revision History

Revision #		Change Description
IP210S-DS-R01	Initial release.	




1 PIN Diagram





2 Block Diagram


IP210S block diagram





3 Application Diagram


3.1 With Flash ROM








3.2 Without Flash ROM







4 Pin Description

Туре	Description			
I	Input pin			
O Output pin				
IPL Input pin with internal pull low				
IPH Input pin with internal pull high				
Р	Power pin			

Pin No.	Label	Туре	Description
PHY trans	sceiver		
30	FXSD	I	Fiber signal This pin is used to control the operating mode regarding fiber cable. <0.7V: Enable TP cable function. 0.8V ~ 1.6V: Enable fiber cable function. >1.8V: Fiber cable signal detected.
124 123	RXIP RXIM	I/O	Receive Input Pair Differential pair shared by 100Base-TX, and 10Base-T modes.
126 127	TXOP TXOM	I/O	Transmit Output Pair Differential pair shared by 100Base-TX, and 10Base-T modes. When configured as 100Base-TX, output is an MLT-3 encoded waveform. When configured as 10Base-TX, the output is Manchester code.

Pin No.	Label	Туре	Description			
External p	External program memory interface (in normal mode)					
21 22 23 24 25 26 27 28	HA15~HA8	0	Program memory address bus [15:8]			
51 50 49 48 47 46 45 43	HA7~HA0	0	Program memory address bus [7:0]			



	1		
31	HD7~0	IPH/O	Program memory data bus [7:0]
32			
34			
36			
37			
38			
39			
40			
29	PSENB	0	Program memory enable
25	CEND		0: active
			1: not active
External p	orogram memory interfa	ace (in w	rrite OTP mode)
21	HA15~HA8	I	OTP memory address bus [15:8]
22			
23			
24			
25			
26			
27			
28			
	1107 1100		OTD mamani address has [7:0]
51	HA7~HA0	I	OTP memory address bus [7:0]
50			
49			
48			
47			
46			
45			
43			
31	HD7~0	I	OTP memory data bus [7:0]
32			
34			
36			
37			
38			
39			
40			
29	OTP WENB	ı	OTP memory write enable
23	OIF_WEIND	ı	0: active
			1: not active
External p	rogram memory interfa	ace used	das initial setting (latched at the end of reset)
45	CPU_RED_EN	IPH	CPU Start running address selection
			0: 0000h
			1: FFFDh (default)
43	EXTFLASH EN	IPH	Execution code from internal OTP or external Flash
70	LATI LASIT_EN	IL II	0 – internal OTP
			1 – external Flash (default)



Pin No.	Label	Туре	Description			
Analog di	Analog digital converter					
5	ADC0	1	ADC channel 0			
6	ADC1	1	ADC channel 1			
7	ADC2	1	ADC channel 2			
8	ADC3	- 1	ADC channel 3			
9	ADC4	- 1	ADC channel 4			
10	ADC5	- 1	ADC channel 5			
11	ADC6	- 1	ADC channel 6			
12	ADC7	1	ADC channel 7			
2	ADC_REFH	I	The upper reference voltage of ADC			
3	ADC_REFL	I	The lower reference voltage of ADC			



Pin No.	Label	Туре	Description
GPIO 1			
73	P1_2/SRXD1(net2otp	IPH/O	Port1 is an 6-bit bidirectional I/O port. Port1 also Provide various functions listed as below:
74	P1_3/STXD1		
75	P1_4/Flash_wenb		P1_2 : SRXD1, serial input port 1
76	P1_5(T2)/IODMA_rre		P1_3 : STXD1, serial output port 1 P1_4 : Flash_wenb, external flash write enable
77	P1_6(T2EX)/IODMA_ wregb		P1_5 : IODMA_rreqb, read request for IODMA P1_6 : IODMA_wreqb, write request for IODMA
78	P1_7/IODMA_readyb (HA[18])		P1_7 : IODMA_readyb, data ready for IODMA

Pin No.	Label	Туре	Description		
GPIO 2 &	GPIO 2 & High Speed UART				
55 56 57 58 59 60 61 62	P2_0/HSRXD P2_1/HSTXD P2_2/RTS P2_3/DTR P2_4/CTS P2_5/DSR P2_6/DCD P2_7/RI	IPH/O	Port2 is an 8-bit bidirectional I/O port. Port2 also provides High Speed UART function listed as below: P2_0: HSRXD, serial input signal P2_1: HSTXD, serial output signal P2_2: RTS, Request To Send P2_3: DTR, Data Terminal Ready P2_4: CTS, Clear To Send P2_5: DSR, Data Set Ready P2_6: DCD, Data Carrier Detect		
			P2_7 : RI, Ring Indicator		

Pin No.	Label	Туре	Description
GPIO 3			
79 80 81 82 83 84 101	P3_0/SRXD0 P3_1/STXD0 P3_2 P3_3/INT1B P3_4/T0(HA[17]) P3_5/T1(HA[16]) P3_6/SDA P3_7/SCL	IPH/O	Port3 is an 8-bit bidirectional I/O port. Port3 also provides various functions listed as below. below: P3_0: SRXD0, serial input port 0 P3_1: STXD0, serial output port 0 P3_3: INT1, External interrupt 1 P3_4: T0, Timer 0 external input P3_5: T1, Timer 1 external input P3_6: SDA, data pin of EEPROM (when (0x8001[4] = 1'b1) P3_7: SCL, Clock pin of EEPROM (when (0x8001[4] = 1'b1)



Pin No.	Label	Type	Description
GPIO 4 (F	² 4 can implement drive	-high ins	step of pull-high by setting SFR P40ENON)
52 53 65 66 67 68 69 70	P4_0/SCL P4_1/SDA P4_2/LINK_LED P4_3/SPEED_LED P4_4/FDX_LED P4_5 P4_6/MDIO0 P4_7/MDC0	IPH/O	Port4 is an 8-bit bidirectional I/O port. Port4 also provides various functions listed as below. below: a. IODMA: P4_7 ~ P4_0: IO DMA data bus b. Other functions P4_0: SCL, Clock pin of EEPROM (when (0x8001[3] = 1'b1) P4_1: SDA, data pin of EEPROM (when (0x8001[3] = 1'b1) P4_2: LINK_LED, (when (0x8000[7] = 1'b1) P4_3: SPEED_LED, (when (0x8000[7] = 1'b1) P4_4: FDX_LED, (when (0x8000[7] = 1'b1) P4_6: MDIOO, Management Data interface I/O 0 (when (0x8001[5] = 1'b1) P4_7: MDCO, Management Data Interface Clock 0 (when (0x8001[5] = 1'b1)

Pin No.	Label	Туре	Description		
MII 1 (for	internal PHY)				
64	MDC1	I	Management Data Interface Clock 1 The external MAC device uses the interface to access IP210S internal PHY's MII registers		
85	MDIO1	IPH/O	Management Data interface I/O 1 The external MAC device uses the interface to acc IP210S internal PHY's MII registers		
86	COL1	0	MII1 collision It is active when MII1 is half duplex and a collision event happens		
87 88 89 90	TXD1_3 TXD1_2 TXD1_1 TXD1_0	IPL	MII1 transmit data It is sampled at the rising edge of TXCLK1.		
91	TXEN1	IPL	MII1 transmit enable It is sampled at the rising edge of TXCLK1.		
93	TXCLK1	0	MII1 Transmit clock		
95	RXCLK1	0	MII1 receive clock		
96	RXDV1	0	MII1 receive data valid It is sent out at the falling edge of RXCLK1.		
100 99 98 97	RXD1_3 RXD1_2 RXD1_1 RXD1_0	0	MII1 receive data It is sent out at the falling edge of RXCLK1.		



Pin No.	Label	Туре	Description
MII 0 (for	internal mac)	, , ,	
13	MDC0	0	Management Data Interface Clock 0 IP210S uses this interface to access the MII registers of external PHY
14	MDIO0	IPH/O	Management Data interface I/0 0 IP210S uses this interface to access the MII registers of external PHY
MIIO MAC	<mark>C mode</mark>		
104	MMCOL0	I	MII0 collision It is an input signal and is connected to the MII_COL of external PHY
106 107 108 109	MMTXD0_3 MMTXD0_2 MMTXD0_1 MMTXD0_0	0	MII0 transmit data It is connected to MII_TXD of external PHY. It is sent out at the rising edge of MMTXCLK0.
110	MMTXEN0	0	MII0 transmit enable It is an output signal and is connected to MII_TXEN of external PHY. It is sent out at the rising edge of MMTXCLK0.
112	MMTXCLK0	I	MII0 transmit clock It is an input clock and it is connected to MII_TXCLK of external PHY.
115	MMRXCLK0	I	MII0 receive clock It is an input clock and it is connected to MII_RXCLK of external PHY.
114	MMRXER0 (MMCRS0)	IPL	MII0 receive error or MII0 Carrier Sense (when (0x8001[2]=1'b1)
116	MMRXDV0	IPL	MII0 receive data valid It is an input signal and is connected to the MII_RXDV of external PHY.
120 119 118 117	MMRXD0_3 MMRXD0_2 MMRXD0_1 MMRXD0_0	IPL	MII0 receive data It is input data and is connected MII_RXD[3:0] of external PHY. It is received at the rising edge of MMRXCLK0
MII0 PHY	<mark>'mode</mark>		
104	PMCOL0	0	MII0 collision It is active when MII0 is half duplex and a collision event happens
106 107 108 109	PMRXD0_3 PMRXD0_2 PMRXD0_1 PMRXD0_0	0	MII0 receive data It is sent out at the rising edge of PMRXCLK0.
110	PMRXDV0	0	MII0 receive data valid It is sent out at the rising edge of PMRXCLK0
112	PMRXCLK0	0	MII0 receive clock



115	PMTXCLK0	0	MII0 transmit clock
114	PMRXER0	0	MII0 receive error
116	PMTXEN0	IPL	MII0 transmit enable It is sampled at the rising edge of PMTXCLK0.
120 119 118 117	PMTXD0_3 PMTXD0_2 PMTXD0_1 PMTXD0_0	IPL	MII transmit data It is sampled at the rising edge of PMTXCLK0.
MIIO RI	MII mode		
108 109	RMTXD0_1 RMTXD0_0	0	RMII0 transmit data It is connected RMII_RXD[1:0] of external MAC or RMII_TXD[1:0] of external PHY.
110	RMTXEN0	0	RMII0 transmit enable It is connected RMII_RXDV of external MAC or RMII_TXEN of external PHY.
112	RMII0_CLK_OUT	0	A 50Mhz reference clock output for other RMII devices
115	RMII0_CLK_IN	1	50Mhz RMII0 reference clock input
116	RMRXDV0	IPL	RMII0 receive data valid It is connected RMII_RXDV of external PHY or RMII_TXEN of external MAC.
118 117	RMRXD0_1 RMRXD0_0	IPL	RMII0 receive data It is connected RMII_RXD[1:0] of external PHY or RMII_TXD[1:0] of external MAC.

Pin No.	Label	Type	Description
Miscellan	eous		
15	RESETB	I	Reset. Low active. This pin should be kept at "low" state for at least 10 microseconds. Connect this pin to a 1M ohms pull up resistor. There is an internal capacitor between this pin and GND, so the external capacitor is not necessary for a RC reset circuit.
17	CLK25/LINK_LED	IPH/O	CLK25(O)/ LINK_LED(O)
20	X1	I	System clock input or crystal input It is recommended to connect X1 and X2 to a crystal. If the clock source is from another chip, the clock should be active at least for 1ms before pin 15 RESETB de-asserted
19	X2	0	Crystal output
121	BGRES	0	Band gap resister Connect a 6.19K ohms resistor between this pin and the GND.
41	VPP	I	OTP high voltage power (for OTP write) Normal mode: 2.5V. OTP ROM programming mode: 6.5V



72, 71	TEST1, TEST0	Chip Mode Select (1, 1) -> normal mode (0, 0) -> OTP write mode
		(1, 0) -> reserved (0, 1) -> reserved



Pin No. Label Typ			Description
POWER	&GND		
18 33 54 105	PVDD	Р	3.3V (2.5V) PAD Power
1	ADC_VCC	Р	2.5V Analog Digital Converter Power ADC_VCC should be connected to AVDD (2.5v) even if ADC function is not used
42 92 111	CVDD	P	2.5V Core Power
122 128	AVDD	Р	2.5V Analog Power
16 35 63 103	PGND	Р	PAD Ground
4	ADC_GND	Р	Analog Digital Converter Ground
44 94 113	CGND	Р	Core Ground
125	AGND	Р	Analog Ground



5 Function Description


5.1 CPU

5.1.1 Memory organization


IP210S manipulates operands in three memory spaces; they are 64KB program memory for external Flash or internal OTP, 256 bytes 8051 built-in data RAM, and 32KB data memory.

The 256 bytes data RAM space is divided into 256-byte RAM and 128-byte 8051 Special Function Registers (SFR). The lower 128-byte of RAM can be accessed by direct or indirect addressing, the SFR can be access by direct addressing, and the upper 128-byte of RAM can be accessed by indirect addressing only. The 32K data RAM is accessed with instructions different from that for 256-byte RAM.


Program memory address map



8051 built-in memory address map



Data memory address map





5.1.2 SFR MAP and Default Value

Address	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
0xF8								
0xF0	B Register (00000000)							
0xE8	P4 (11111111)							WDTWCYC (00000000)
0xE0	ACC (00000000)	PDCON (XXXXXX01)						
0xD8	WDTCON (01000000)		P4OENON (00000000)					
0xD0	PSW (00000000)							
0xC8	T2CON (00000000)	T2MOD (00000000)	RCAP2L (00000000)	RCAP2H (00000000)	TL2 (00000000)	TH2 (00000000)		
0xC0	SCON1 (00000000)	SBUF1						
0xB8	IP (00000000)							
0xB0	P3 (11111111)							
0xA8	IE (00000000)							
0xA0	P2 (11111111)							
0x98	SCON (00000000)	SBUF						
0x90	P1 (11111111)							
0x88	TCON (00000000)	TMOD (00000000)	TL0 (00000000)	TL1 (00000000)	TH0 (00000000)	TH1 (00000000)	CKCON (00000000)	
0x80	P0 (11111111)	SP (00000111)	DPL (00000000)	DPH (00000000)	DPL1 (00000000)	DPH1 (00000000)	DPS (XXXXXXXX)	PCON (0XXXXX00)

X bit is reserved bit.

5.1.3 Bit Addressable Registers' Bit definition

Reg	Reg		Bit Address							
Address	Name	0	1	2	3	4	5	6	7	
0xD8	WDTCON	WDTRST	WDTEN	HWWDT_CLR	HWWDT_DIS	Flash_Access_En			SMOD_1	
0xD0	PSW	PARITY	F1	OV	RS0	RS1	F0	AC	CY	
0xC8	T2CON	CP/RL2	C/T2	TR2	EXEN2	TCLK	RCLK	EXF2	TF2	
0xC0	SCON1	RI_1	TI_1	RB8_1	TB8_1	REN_1	SM2_1	SM1_1	SM0_1	
0xB8	IP	PX0	PT0	PX1	PT1	PS	PT2	PS1		
0xB0	P3	RXD	TXD	INT0	INT1	T0 (Bank A17)	T1 (Bank A18)			
0xA8	IE	EX0	ET0	EX1	ET1	ES	ET2	ES1	EA	
0x98	SCON	RI	TI	RB8	TB8	REN	SM2	SM1	SM0	
0x90	P1			RXD1	TXD1				(Bank A16)	
0x88	TCON	IT0	IE0	IT1	IE1	TR0	TF0	TR1	TF1	



5.1.4 Non Bit Addressable Registers' Bit definition

Reg	Reg Name	Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7
Addres									
S									
0xC9	T2MOD	DCEN	T2OE						
0x89	TMOD	MO	M1	C/T	GATE	M0	M1	C/T	GATE
0x87	PCON	IDL	PD						SMOD1
0xE1	PDCON	PDC	JWP						
0x8E	CKCON	MD0	MD1	MD2	TOM	T1M	T2M	WDT0	WDT1

5.1.5 Register Description (Non 8051 standard registers)

Address	Register Name	Access	Description
0xE1	PDCON	RW	Power-down Control register Bit 0: PDC (Power Down Control) 0 – pull high of P0/P1/P2/P3 when entering power-down mode 1 – pull low of P0/P1/P2/P3 when entering power-down mode Bit 1: JWP (Just Wake Up, it works not only in PowerDown mode, but also in Idle mode) 0 – issue interrupt after WakeUp 1 – don't issue interrupt after WakeUp Bit2-7: reserved
0xD8	WDTCON	RW	Watch-dog control register Bit0 (WDTRST): Watch-dog reset Bit1 (WDTEN): Watch-dog enable Bit2 (HWWDT_CLR): Hardware Watch-dog clear Bit3 (HWWDT_DIS): Hardware Watch-dog disable Bit4: Flash_Access_En
0xDA	P40ENON	RW	Output enable of P4 always on This function enable P4 to implement drive-high instep of pull-high
0xC8	T2CON	RW	Control register of Timer 2
0xC9	T2MOD	RW	Mode register of Timer 2 Bit0:T2OE(Timer2 Output Enable) Switching Timer 2 clock-out mode, which connects the programmable clock output to external pin T2. Bit1:DCEN(Down Count Enable) 1: Timer 2 as Down counter. 0: Timer 2 as Up counter.(default)
0xCA	RCAP2L	RW	Low byte of Timer 2 re-load register
0xCB	RCAP2H	RW	High byte of Timer 2 re-load register
0xCC	TL2	RW	Low byte of Timer 2 register
0xCD	TH2	RW	High byte of Timer 2 register
0xC0	SCON1	RW	Control register of Serial 1
0xC1	SBUF1	RW	Buffer register of Serial 1



0xE8	P4	RW	General Purpose IO
0xEF	WDTWCYC		For every (WDTWCYC+1) CPU clocks, CPU advances WDT by 1. Used with Watch Dog Timer for easier Time Control.

5.1.6 Register Description (8051 standard registers)

Address	Register Name	Access		Desci	ription			
				Control register wait state for M				
			MD2	MD1	MD0		Wait state	
			0	0	0		0	
			0	0	1		4	
			0	1	0		8	
			0	1	1		12	
			1	0	0		16	
			1	0	1		20	
			1	1	0		28	
0x8E	CKCON	RW	Rit3: Timer0 c	lock = CPU clo	ck /4 or	/12 (1/		
OXOL	CICON	IXVV	Bit4: Timer1 c	lock = CPU clo lock = CPU clo	ck /4 or	/12 (1/	(O)	
			Bit6-7: WDT	time-out cou	ınter sel	ect		
			WDT1	WDT0			nter width	
			0	0		17		
			0	1		20		
			1	0		23		
			1	1		26		
0x87	PCON	RW		this bit is us 1 is used to g			the baud rate ate and Serial	
				ntrol Register:				
			Bit [7:6]: Serial Port mode					
			00-Shift Register Baud Rate=Fosc/12					
			01-8 bit Baud Rate=variable 10-9 bit Baud Rate=Fosc/64 or Fosc/32					
			10-9 bit B	aud Rate=Fos	C/64 or F	-osc/3	2	
			11-9 bit B	aud Rate=vari	able			
0x98	SCON	RW	Bit5 : Enable Multi-processor communication					
			Bit4: Rx_Enable					
			Bit3: the 9th bit TX value when bit[7:6]=10/11					
			Bit2 : the 9th bit RX value when bit[7:6]=10/11 Bit1(TI) : TX Interrupt Status					
					sent out	t data	in SBUF.	
			H/W set TI=1 when H/W has sent out data in SBUF. Bit0(RI): RX Interrupt Status					
			H/W set RI=1	when H/W has	receive	d data	in SBUF.	
0x99	SBUF	RW	Serial Port Bu store the data	ffer: to be transmit	ted out o	r recei	ved in.	



0xA8	IE	RW	Interrupt Enable: Bit7: 0 - disable all interrupts
0xB8	IP	RW	Interrupt Priority: For each interrupt, 1 is high priority and 0 is low priority.
0x88	TCON	RW	Timer Control Register.
0x89	TMOD	RW	Timer Mode Control Register.
A8x0	TL0	RW	Timer0 LSB.
0x8B	TL1	RW	Timer1 LSB.
0x8C	TH0	RW	Timer0 MSB.
0x8D	TH1	RW	Timer1 MSB.
0x83	DPH	RW	DPTR MSB.
0x82	DPL	RW	DPTR LSB.
0x81	SP	RW	Stack Pointer.
0x80	P0	RW	General Purpose IO
0x90	P1	RW	General Purpose IO
0xA0	P2	RW	General Purpose IO
0xB0	P3	RW	General Purpose IO



5.1.7 CPU BootUp

When pin HA1(CPU_RED_EN) of IP210S is tied low, CPU starts up and runs instructions at address 0x0000 of external Flash memory or internal OTP ROM .

When pin HA1(CPU_RED_EN) of IP210S is tied high, CPU starts up and runs instructions at address 0xFFFD of external Flash memory or internal OTP ROM.

5.1.8 CPU Interrupt

IP210S supports both hardware interrupt and software interrupt. The following table shows the interrupt types which are implemented in IP210S.

The only one difference between IP210S and standard 8051 about interrupt is that INT0 pin for external interrupt0 trigger is no longer exist, the interrupt0 is designed to be the interrupt sourcing from Network TX/RX, DMA, Timer/Counter overflow, High Speed UART, ADC and PHY status. Besides IE0, to enable each interrupt the individual enable bit of Interrupt Enable Register (0x8004) should be set, and the Status Register (0x8003) would show the status for each interrupt.

When an interrupt is generated, the Interrupt Service Routine (ISR) will check the interrupt source by checking the Status Register to know what interrupt is occurring.

Since the interrupt function of External request 0 is designed to respond only to the joint events of Interrupt Enable Register & Interrupt Status Register, pin P3.2 on IP210S is no longer used as the INT0 pin for External Request 0.

Interrupt Source	Vector Address	Request Flag	Enable Flag
External Request0 (High Speed UART, Ethernet TX/RX, DMA, ADC, Timer/Counter Overflow and PHY)	0003h	Status Register (0x8003)	Interrupt Enable Register (0x8004) and EX0
Timer0	000Bh	TF0/TCON.5	ET0/IE.1
External Request1	0013h	IE1/TCON.3	EX1/IE.2
Timer1	001Bh	TF1/TCON.7	ET1/IE.3
Serial Port0	0023h	T:TI/SCON.1, R:RI/SCON.0	ES/IE.4
Timer2	002Bh	TF2/T2CON.7	ET2/IE.5
Serial Port1	003Bh	T:TI1/SCON1.1, R:RI1/SCON.0	ES1/IE.6



5.1.9 CPU Timers/Counters

Like a standard 8052, IP210S has three timers/counters. SFR TMOD & TCON are used to configure the operation modes of Timer0 and Timer1. SFR T2MOD & T2CON are used to configure the operation modes of Timer2.

5.1.9.1 Timer0

Timer0 is a 16-bit timer/counter and functions just like one of a standard 8051

TMOD.bit1	TMOD.bit0	MODE	Description
0	0	0	8-bit timer/counter(TH0) with 5-bit prescalar(TL0).
0	1	1	16-bit timer/counter.
1	0	2	8-bit auto-reload timer/counter(TL0), reload from TH0 at overflow.
1	1	3	TL0 is an 8-bit timer/counter. TH0 is an 8-bit timer using timer1's TR1 and TF1 bits.

Note: Only one difference of Timer0 to the timer0 of standard 8051 is the INT0 pin no longer exist. Therefore, Gate bit(TMOD.bit3) for timer0 can't be used to control the operation of timer0 as TR0 is turned on.(Please refer to CPU Interrupt section)

5.1.9.2 Timer1

Timer1 is a 16-bit timer/counter and functions just like one of a standard 8051

TMOD.bit5	TMOD.bit4	MODE	Description
0	0	0	8-bit timer/counter(TH1) with 5-bit prescalar(TL1).
0	1	1	16-bit timer/counter.
1	0	2	8-bit auto-reload timer/counter(TL1), reload from TH1 at
			overflow.
1	1	3	Timer1 halted,

5.1.9.3 Timer2

It's a 16-bit Timer and SFR T2MOD & T2CON are used to control its operations. It can count up & count down depending on TMOD.bit0(DCEN). T2 pin is multiplexed through P1.5 and T2EX is multiplexed through P1.6. The operation modes of Timer2 are shown as follows.

SFR 0xc8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/~T2	CP/~RL2

When C/~T2 bit(T2CON.bit1) is set to 1, it operates as a counter and is triggered by T2 pin. When EXEN2 bit(T2CON.bit3) is set to 1, a negative edge of T2EX will set EXF2(T2CON.bit6) to 1 and cause a capture or a reload on Timer2.

SFR 0xc9	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
T2MOD							T2OE	DCEN

Mode		Description
Auto-Reload	T2MOD.bit0(CP/~RL2=0)	16-bit timer. TL2&TH2 are reloaded from
		RCAP2L&RCAP2H when overflow.
Capture	T2MOD.bit0(CP/~RL2=1)	16-bit timer. TL2&TH2 are captured to
-	, ,	RCAP2L&RCAP2H when overflow.
		T2EX(P1.6) triggers the capture operation.

May 26, 2009 IP210S-DS-R01



Baudrate Generator	T2CON.RCLK=1 or T2CON.TCLK=1			Generator for	or Serial Ports DN.	
		RCLK	TCLK	Receiver	Transmitter	
				Baud rate	Baud rate	
				Generator	Generator	
		0	0	Timer1	Timer1	
		0	1	Timer1	Timer2	
		1	0	Timer2	Timer1	
		1	1	Timer2	Timer2	
ClockOut	T2OE=1	T2(P1.5)outputs as 50/50 duty-cycle clock. Its frequency is determined by the overflow rate of Timer2.				
DownCount	DCEN=1	Timer2 c	ounts do	wn.		

ClockOut Frequency = 58.9 MHz/(4*(65536-16bit_timer_value))



5.1.10CPU Mirror Mode

5.1.10.1 Purpose

It's used to redirect CPU's Code Space into XDATA Space (Internal Memory), so that CPU fetches the instructions from Internal Memory instead of External Flash Memory.

5.1.10.2 Action

When ChipConfigure Register_0.bit5(Mirror_En) is set as 1, CPU runs in Mirror Mode. Before CPU entering Mirror Mode, the code data to be run should be moved to the internal Memory. In Mirror Mode, if the content of Mirror_Address_Register(0x8006) is 0xE0, CPU sees Internal Memory address 0x0000 as 0xE000 of its Code Space. For example, if CPU to fetches an instruction at address 0xE005 of Code Space, it returns the content of address 0x0005 of Internal Memory.

5.1.11CPU Flash Access Mode

5.1.11.1 Purpose

To allow CPU to do Erase, Write and Read operations on external Flash. This Mode only runs in Mirror Mode.

5.1.11.2 Erase & Write operation

When CPU's SFR register WDTCON.bit4 (Flash_Access_En) is set as 0, CPU's XDATA Space is mapped into internal Memory. When CPU's SFR register WDTCON.bit4 (Flash_Access_En) is set as 1, it enters FlashAccess Mode and its XDATA Space is redirected to the Address[15:0] and Data[7:0] BUS of external Flash memory, which means any of CPU's access to XDATA Space is redirected to external Flash memory. External Flash memory can be programmed to do Erase and Write operations through its Address[15:0] and Data[7:0] BUS.

5.1.11.3 Read operation

When CPU is in FlashAccess Mode, a (MOVX A, @DPTR) instruction makes CPU return to A the data at address DPTR of external Flash.

5.1.12 Power Management

5.1.12.1 Idle Mode

When PCON.IDL=1, IP210S enters Idle mode. In idle mode, IP210S's CPU is idle but all the peripherals are still active. The internal RAM and SFR registers remain unchanged too. The idle mode can be terminated by any enabled interrupt.

5.1.12.2 Power Down Mode

When PCON.PD=1, IP210S will enter power-down mode. The CPU clock is stopped in this mode. This mode can be wakened up by external enabled interrupt (EX1) with level trigger configuration (TCON.IT0=0 or TCON.IT1=0). The Program Counter, internal RAM and SFR registers retain their values no changed after resume from Power Down mode.

The GPIO0 ~ GPIO3 will be pulled high or low that depends on the setting of PDCON.PDC after entering Power Down mode

For example, when PDCON.PDC=0, GPIO0 ~ GPIO3 will be 0xFF.



5.1.13 Watch Dog Timers

There are two Watch Dog Timers employed to protect user programs from unexpectedly shutting down while IP210T has been through severe environmental problems. When user program somehow shuts down or works in a unexpected manner, the overflow of WDTs can reset the system and restart user program

-		-						
Ī	0xD8	WDTCON	WDTRST	WDTEN	HWWDT_CLR	HWWDT_DIS		
ш								ı

5.1.13.1 Watch Dog Timer 1, WDT

0x8E	CKCON				WDT0	WDT1

WDT0(CKCON.bit6) & WDT1(CKCON.bit7):Used to select the counter widths of WDT as shown in CKCON definition.

WDTRST(WDTCON.bit0): Write 1 to this bit clears WDT to zero, preventing from WDT overflow.

WDTEN(WDTCON.bit1): Set this bit to 1 makes WDT counter increase following CPU clock.

WDTWCYC: Set value ranging from 1 to 255 inserts the value of wait cycle when counting WDt. For example, if this value is 0, WDT counts up for every CPU clock. If the value is 1, WDT counts up for every 2 CPU clock. If the value is 7, WDT counts up for every 8 CPU clock. And so forth.

5.1.13.2 Watch Dog Timer 2, HWWDT

This WDT is enabled by default when IP210T's powered on.

HWWDT_CLR: Write 1 to this bit and then write 0 to this bit clears HWWDT, preventing from HWWDT overflow. Program should write this bit twice(write 0 and write 1) in a very short time.

HWWDT_DIS: Set this bit to 1 stops HWWDT from counting.




5.2 DMA

5.2.1 Internal memory to internal memory

5.2.1.1 Purpose

This function is used to move an amount of data from one internal Memory location to another.




5.2.1.2 Action

- a. Initialize DMA_Source_Address, DMA_Destination_Address and DMA_Length registers.
- b. Write 0x1 to DMA_COMMAND register to invoke Internal Memory to Internal Memory DMA operation.
- c. IP210S starts this operation. When it's done, IP210S sets DMA_COMMAND=0 and StatusRegister.bit2=1.
- d. Firmware keeps on polling to the content of DMA_COMMAND register. When it becomes 0x0, this DMA operation is finished.

5.2.2 External Flash to internal memory

5.2.2.1 **Purpose**

This function is used to move an amount of data from external Flash into internal Memory.



- 5.2.2.2 Action
 - a. Initialize DMA_Source_Address, DMA_Destination_Address and DMA_Length registers.
 - b. Set CPU SFR EA=1 and Ex0=1 to enable external request interrupt so that an interrupt will occur to bring CPU out of IDLE mode when DMA operation's done.
 - c. Set Interrupt_EnableRegister.bit2=1 to allow an interrupt caused by DMA operation.
 - d. Write 0x4 to DMA_COMMAND register to tell IP210S an external Flash to internal Memory DMA operation will be started.
 - e. Set PDCON.bit1(JWP)=1 to not execute Interrupt Vector after
 - f. Set CPU SFR PCON.bit0(IDL) to 1 to switch CPU to IDLE mode.

May 26, 2009 IP210S-DS-R01



- g. After CPU switching to IDLE mode, IP210S starts this operation.
- h. When this operation is done, IP210S sets StatusRegister.bit2=1 to generate an external request interrupt to bring back CPU from IDLE mode. IP210S sets DMA_COMMAND to 0x0.

5.2.3 GPIO to internal memory


5.2.3.1 Purpose

This DMA function is used to transfer an amount of data from an External Device to IP210S's Internal Data Memory through multiplexed GPIO pins

5.2.3.2 Action

As shown in the following figure, P1.6(IODMA_WR#), P1.7(IODMA_RDY#), P4[7:0](DATA) and CPU clock are used to perform this operation.

- a. Firmware sets ChipConfigure Register_1.bit0 (IO_DMA_En) = 1 to enable this function.
- b. Initialize DMA_Source_Address, DMA_Destination_Address and DMA_Length registers.
- Write 0x3 to DMA_COMMAND register to put IP210S into a state that waits for GPIO transactions.
- d. Firmware keeps on polling whether DMA_COMMAND=0 to know that all data are moved into IP210S.
- e. Device outputs the data to be written on P4[7:0] from External Device.
- f. Set P1.6=0 to tell IP210S about the incoming data.
- g. IP210S starts to move the target data to the destination address.
- h. IP210S sets P1.7=0 to tell External Device the data has been written successfully.
- i. IP210S sets P1.7=1 when it detect External Device sets P1.6 back to 1.
- j. IP210S continues to wait for the next data to be written.
- k. Device repeats step e to h until all data are moved into IP210S.
- I. IP210S sets DMA_COMMAND back to zero and StatusRegister.bit2=1.
- m. This operation is done and firmware stop polling DMA_COMMAND register.





5.2.4 Internal memory to GPIO


5.2.4.1 **Purpose**

This DMA function is used to transfer an amount of data from IP210S's Internal Data Memory to an External Device through multiplexed GPIO pins

5.2.4.2 Action

As shown in the following figure, P1.5(IODMA_RD#), P1.7(IODMA_RDY#), P4[7:0](DATA) and CPU clock are used to perform this operation.

- a. Firmware sets ChipConfigure Register 1.bit0 (IO DMA En) = 1 to enable this function.
- b. Initialize DMA_Source_Address, DMA_Destination_Address and DMA_Length registers.
- Write 0x2 to DMA_COMMAND register to put IP210S into a state that waits for GPIO transactions.
- d. Firmware keeps on polling whether DMA_COMMAND=0 to know that all data are moved into IP210S.
- e. Device sets P1.5 to tell IP210S to send out the first data to be read on P4[7:0] from Internal Memory.
- f. IP210S sets P1.7=0 and outputs P4=(READ DATA).
- g. IP210S sets P1.7=1 when it detect External Device sets P1.5 back to 1.
- h. IP210S continues to wait for the next data to be read.
- i. Device repeats step e to g for the remaining data until all data are read from IP210S.
- j. IP210S sets DMA_COMMAND back to zero StatusRegister.bit2=1.
- k. This operation is done and firmware stop polling DMA_COMMAND register.





5.3 Timer Counter

5.3.1 Purpose

To maintain a real time counter on IP210S.

Related Registers
Timer Counter Register latch enable
Timer Counter Register_0 (LSB)
Timer Counter Register_1
Timer Counter Register_2
Timer Counter Register_3 (MSB)

5.3.2 Initialize Time Counter

- a. Set CPU's Timer/Counter 2 as 16bit auto-reload mode. Then make Timer/Counter2 run to generate overflows with fixed time interval.
- b. Write an initial value to Timer Counter register like 0x0000.
- c. Timer Counter register increments every time Timer/Counter 2 wraps around from 0xFFFF to 0x0000.

5.3.3 Read Timer Counter

- a. Write 0x1 to Timer Counter_Latch_Enable register to latch real time counter to Timer Counter register.
- b. Read Timer Counter registers.

5.3.4 Timer Counter overflow

When the realtime Timer Counter wraps around from 0xffffffff to 0x00000000, IP210S sets StatusRegister.bit3=1 to notify Firmware (by Polling to StatusRegister or EX0 Interrupt).




5.4 MAC

5.4.1 TX MAC

5.4.1.1 TX descriptor registers

IP210S provides 4 TX descriptors as follows:





5.4.1.2 IP Checksum and CRC32 calculation for a proprietary packet

In some applications, the proprietary packets with special tag may be necessary. Because of the variable length of the tag field, IP210S can't calculate the IP checksum or CRC excluding the tag field automatically. To solve this problem, IP210S supports a DMA function to calculate IP Checksum and CRC32.

5.4.1.3 RX buffer

RX Buffer is a block of internal 32K SSRAM for MAC to store the received frames. Its area is from the value of RX buffer start address to the end address of internal RAM (16Kbytes). It is a ring buffer. When the frame is cross the boundary of internal RAM, the MAC will automatically wrap around to the start address of RX Buffer.

5.4.1.4 RX Filter

IP210S supports two RX filter registers, RX_Filter_Registers_0 and RX_Filter_Registers_1. IP210S receives a packet if it meets any one of the conditions turned on in RX_Filter_Registers_0. IP210S receives a packet if it meets all of the conditions turned on in RX_Filter_Registers_1.



5.5 EEPROM I/F

IP210S supports access to EEPROM through SCL and SDA pins.

5.5.1 Configuration

5.5.1.1 Access through P3[7:6]

If Chip Configure Register_1[4:3] =2'b10(P3_I2C_En=1, P4_I2C_En=0), EEPROM function is enabled and P3.7=SCL & P3.6=SDA.

5.5.1.2 Access through P4[1:0]

If Chip Configure Register_1[4:3] =2'b01(P3_I2C_En=0, P4_I2C_En=1), EEPROM function is enabled and P4.0=SCL & P4.1=SDA.

5.5.1.3 Supported EEPROM types

EEPROM types	24C01	24C02	24C04	24C08	24C16
Read Page Max Byte Count	32	32	32	32	32
Write Page Max Byte Count	8	8	16	16	16

5.5.2 Related Registers

EEPROM_Data_Register		
EEPROM_Addresss_Register		
EEPROM_ID_Register		
EEPROM_Command_Register		
EEPROM_Control_Register		

5.5.3 Address of EEPROM

EEPROM types	24C01	24C02	24C04	24C08	24C16
EEPROM_Addresss_Register	Address[7:0]	Address[7:0]	Address[7:0]	Address[7:0]	Address[7:0]
EEPROM_ID_Register.bit0	0	0	Address[8]	Address[8]	Address[8]
EEPROM_ID_Register.bit1	0	0	0	Address[9]	Address[9]
EEPROM_ID_Register.bit2	0	0	0	0	Address[10]
EEPROM_ID_Register.bit[7:3]	0	0	0	0	0



5.6 **UART**

There are two kinds of UARTs in IP210S. One is the standard 8051-built-in UART without FIFO (Serial Port0 & Serial Port1). Its control registers is in SFR. The other one is 16C650 compatible UART designed with FIFO and can support high-speed data transfer up to 921.6kbps (determined by Divisor Register).

5.6.1 The operation of the UART in 8051

5.6.1.1 Serial Port0

P3.0(RXD) and P3.1(TXD) are used to perform data transfer through Serial Port0. SCON(0x98), PCON(0x87).bit7(SMOD) and SBUF(0x99) are SFRs that control its communication operations just like what it's like in a standard 8051. If needed, IE(0xA8).bit4(ES) is used to activate interrupt.

5.6.1.2 Serial Port1

P1.2(RXD_1) and P1.3(TXD_1) are used to perform data transfer through Serial Port1. SCON1(0xC0), WDTCON(0xD8).bit7(SMOD_1) and SBUF1(0xC1) are SFRs that control its communication operations. If needed, IE(0xA8).bit6(ES1) is used to activate interrupt.

5.6.1.3 Modes

The Baudrate clock source can be from Timer1 or Timer2 of 8051. Serial Port0 and Serial Port1 share the same timer as their Baudrate Generator. As shown below are the four operation modes each Serial Port supports, as like those of standard 8051s:

SM0/SM0_1	SM1/SM1_1	Mode	Function	Baudrate
0	0	0	Synchronous	Sys_CLK/12
			Mode	
0	1	1	8bit-UART	Variable
1	0	2	9bit-UART	Sys_CLK/64 or
				Sys_CLK/32
1	1	3	9bit-UART	Variable

5.6.2 The operation of High Speed UART with FIFO

This High Speed UART is compatible with 16C650 UART, which supports full set of MODEM control signals. By setting the Divisor Register, it can support data transfer rate up to 921.6kbps baud rate.

5.6.2.1 Enable High Speed UART

After Chip_Configure_1_Register.bit1(HSP_UART_En) is set to 1, GPIO 2(P2) is switched to function high speed UART operations. Its pin mapping is as follows:

P2.0	HSRXD
P2.1	HSTXD
P2.2	RTS
P2.3	DTR
P2.4	CTS
P2.5	DSR
P2.6	DCD
P2.7	RI



5.6.2.2 Related Registers' Briefing

5.6.2.3 (Detailed definition can be found in IO Register Map)

5.6.2.3.1 A. Interrupt Enable Register (IER)

When one of bit0-bit4 of this register is set to 1, any related event will set STATUS.bit4 (HighSpeed_UART_Status_change) to 1, which possibly leads to CPU interrupt.

5.6.2.3.2 B. Interrupt Identification Register (IIR)

When an UART interrupt is issued, this register should be checked to know which event has occurred.

5.6.2.3.3 C. FIFO Control Register (FCR)

Bit0 is used to reset UART Receive module and bit1 is used to reset UART Transmit module. Bits[7:2] is used to determined the threshold number of bytes in FIFO required to enable the Received Data Available interrupt.

5.6.2.3.4 D. Line Control Register (LCR)

The line control register allows the specification of the format of the asynchronous data communication used, including the number of bits in a character, stop bit and parity setting. Bit7 is used to control the write action to Divisor register.

5.6.2.3.5 E. Modem Control Register (MCR)

The modem control register allows transferring control signals to a modem connected to the UART.

5.6.2.3.6 F. Line Status Register (LSR)

This register is used to tell the some status of UART, especially some error or notable events.

5.6.2.3.7 G. Modem Status Register (MSR)

The register displays the current state of the modem control lines

5.6.2.3.8 H. UART_RX_FIFO_STATUS

Read this register to get the current number of data received in the RX FIFO.

5.6.2.3.9 I. UART TX FIFO STATUS

Read this register to get the max number of data that is allowed to push into TX FIFO before it turns full.

5.6.2.3.10 J. UART_Receiver Buffer

IP210S owns 256 bytes of UART Receive FIFO buffer. Read UART_Receiver_Buffer Register to get a byte of received data from Receive FIFO. After a read access to this register, the number of data in FIFO is decreased by one.

5.6.2.3.11 K. UART_Transmit Buffer

IP210S owns 256 bytes of UART Transmit FIFO buffer. Write UART_Transmit_Buffer Register to put a byte of data to Transmit FIFO. After a write access to this register, the number of data in FIFO is increased by one.

5.6.2.3.12 L. Divisor

The value of Divisor allows the selection of UART baudrate. Baudrate=(58.9M)/(16*divisor) bps.

37 / 85 May 26, 2009 IP210S-DS-R01




5.7 MDC/MDIO I/F

5.7.1 The operation of the MDC/MDIO


IP210S supports a serial management interfaces (SMI). User can access IP210S's MII registers through MDC and MDIO. Its format is shown in the following table. To access MII register in IP210S, MDC should be at least one more cycle than MDIO. When the SMI is idle, MDIO is in high impedance.

Frame format	<ld><ldle><preamble><start><op code=""><phy address=""><registers address=""><turnaround><data><idle></idle></data></turnaround></registers></phy></op></start></preamble></ldle></ld>
	$ \begin{array}{l} < Idle > < optional \ 32 \text{-bit preamble} > < 01 > < 10 > < A_4A_3A_2A_1A_0 > < R_4R_3R_2R_1R_0 > < Z0 > < b_{15}b_{14}b_{13}b_{12}b_{11}b_{10}b_9b_8 \\ b_7b_6b_5b_4b_3b_2b_1b_0 > < Idle > \\ \end{array} $
	<idle><optional 32-bit="" preamble=""><01><01><$A_4A_3A_2A_1A_0$><$R_4R_3R_2R_1R_0$><10><b_{15} b_{14} b_{13} b_{12} b_{11} b_{10} b_9 b_8 b_7 b_6 b_5 b_4 b_3 b_2 b_1b_0>< dle></optional></idle>

An example of a write frame without preamble, PHY address= 01h, and Register address=00h.



An example of a read frame without preamble, PHY address=01h, and Register address=00h.





5.7.2 MDC/MDIO frame format

1. MD_Control_reg. Preamble_Disable = 0

	Preamble (32bit)	ST	ОР	PHY ADDRESS	REG ADDRESS	DATA	IDLE
READ	11	01	10	AAAAA	RRRRR	DDDDDDDDDDDDDD	Z
WRITE	11	01	01	AAAAA	RRRRR	DDDDDDDDDDDDDD	Z

2. MD Control reg. Preamble Disable=1

	Preamble (0 bit)	ST	ОР	PHY ADDRESS	REG ADDRESS	DATA	IDLE
READ		01	10	AAAAA	RRRRR	DDDDDDDDDDDDDD	Z
WRITE		01	01	AAAAA	RRRRR	DDDDDDDDDDDDDD	Z

5.8 OTP

5.8.1 OTP Memory Feature

As OTP after lighting, all the initial value is setting "1".

to the same address bits, initial value of "1" could be modified to "0" once.

For example

Step 1: Writing 0x55 at address 0x0000 will come out the value of 0x55 at address 0x0000.

Step 2: If re-writing to address 0x0000 uses the same value 0x55 again, the value of address 0x0000 will come out the same value – 0x55. But if the re-written value is different from 0x55 such as 0xEE, the value of address 0x0000 will come out 0x44. The reason is because the initial "1" of OTP could be written to "0" once or from "0" to "1" once, after the change the value of the same address is kept the same no matter how many the user write to it unless we using Light to erase.

The conclusion is:

- 1. OTP initial value is all 1s.
- 2. The first time write to OTP will change OTP to the writing value.
- 3. Using the same value to write OTP will be no change to OTP value.
- 4. Using the different value to write OTP after the first time value can change those '1'

bits only.

5.8.2 OTP on IP210S

Built in 64k byte OTP for micro-controller AP

The following procedures are required to program the OTP memory.

- 1. Set Test[1:0] pins to "00".
- 2. Input 6.5V power source to VPP pin.

39 / 85



5.9 PHY Transceiver Interface

5.9.1 Registers definition

Register	Description
0	Control Register
1	Status Register
2	PHY Identifier 1 Register
3	PHY Identifier 2 Register
4	Auto-Negotiation Advertisement Register
5	Auto-Negotiation Link Partner Ability Register
6	Auto-Negotiation Expansion Registers

5.9.2 Register0 : Control Register

Reg.bit	Name	Description	Acces s	Default
0.[15]	Reset	1=PHY reset. This bit is self-clearing.	RW/SC	0
0.[14]	Loopback	1=Enable loopback. This will loopback TXD to RXD internally 0=Normal operation.	RW	0
0.[13]	Spd_Sel	1=100Mbps 0=10Mbps When Nway is enabled, this bit reflects the result of auto-negotiation. (Read only) When Nway is disabled, this bit can be set by SMI. (Read/Write)	RW	1
0.[12]	Auto Negotiation Enable	1 = Enable auto-negotiation process.0 = disable auto-negotiation process.This bit can be set through SMI.(Read/Write)	RW	1 or 0 for 100FX
0.[11]	Power Down	1=Power down. All functions will be disabled except SMI read/write function. 0=Normal operation.	RW	0
0.[10]	Isolate	1 = Electrically isolate the PHY from RMII/SMII. PHY is still able to respond to MDC/MDIO. 0 = Normal operation	RW	0
0.[9]	Restart Auto Negotiation	1=Restart Auto-Negotiation process. 0=Normal operation.	RW/SC	0
0.[8]	Duplex Mode	1=Full duplex operation. 0=Half duplex operation. When Nway is enabled, this bit reflects the result of auto-negotiation. (Read only) When Nway is disabled, this bit can be set through SMI (read/write). When 100FX is enabled, this bit can be set through SMI. (read/write).	RW	0



Reg.bit	Name	Description	Acces s	Default
0.[7:0]	Reserved			0

5.9.3 Register1: Status Register

Reg.bit	Name	Description	Acces s	Default
1.[15]	100Base_T4	0 = no 100Base-T4 capability.	RO	0
1.[14]	100Base_TX_FD	1=100Base-TX full duplex capable. 0=not 100Base-TX full duplex capable.	RO	1
1.[13]	100Base_TX_HD	1=100Base-TX half duplex capable. 0=not 100Base-TX half duplex capable.	RO	1
1.[12]	10Base_T_FD	1=10Base-TX full duplex capable. 0=not 10Base-TX full duplex capable.	RO	1
1.[11]	10Base_T_HD	1=10Base-TX half duplex capable. 0=not 10Base-TX half duplex capable.	RO	1
1.[10:7]	Reserved		RO	0
1.[6]	MF Preamble Suppression	The PHY will accept management frames with preamble suppressed. PHY accepts management frame without preamble. Minimum of 32 preamble bits are required for the first SMI read/write transaction after reset. One idle bit is required between any two management transactions (as defined in IEEE802.3u spec).	RO	1
1.[5]	Auto-negotiate Complete	1=Auto-negotiation process completed. Reg.4,5 are valid if this bit is set. 0=Auto-negotiation process not completed.	RO	0
1.[4]	Remote Fault	1=Remote fault condition detected. 0=No remote fault. In 100FX mode, this bit means the in-band signal Far-End-Fault is detected. Refer to FX MODE section.	RO/LH	0
1.[3]	Auto-Negotiation Ability	1= auto-negotiation capable. (permanently =1) 0=Without auto-negotiation capability.	RO	1
1.[2]	Link Status	1=Link has never failed since previous read. 0=Link has failed since previous read. If link fails, this bit will be set to 0 until bit is read.	RO/LL	0
1.[1]	Jabber Detect	1=Jabber detected. 0=No Jabber detected. The jabber function is disabled in 100Base-X mode. Jabber is supported only in 10Base-T mode. Jabber occurs when a predefined excessive long packet is detected for 10Base-T. When the duration of TXEN exceeds the jabber timer (21ms), the transmit and loopback functions will be disabled and the COL LED starts blinking. After TXEN goes low for more than 500 ms, the transmitter will be re-enabled and the COL LED stops blinking.	RO/LH	0



Reg.bit	Name	Description	Acces s	Default
1.[0]	Extended Capability	1=Extended register capable. 0=Not extended register capable. (permanently =1)	RO	1



5.9.4 Register2: PHY Identifier 1 Register

Reg.bit	Name	Description	Acces s	Default
2.[15:0]		Composed of the 3 rd to 18 th bits of the Organizationally Unique Identifier (OUI), respectively.	RO	0243 h

5.9.5 Register3 : PHY Identifier 2 Register

Reg.bit	Name	Description	Acces s	Default
3.[15:10]	OUI	Assigned to the 19 th through 24 th bits of the OUI.	RO	000011b
3.[9:4]	Model Number	Manufacturer's model number 18h.	RO	010000 b
3.[3:0]	Revision Number	Manufacturer's revision number 00.	RO	0000 b

5.9.6 Register4 : Auto-Negotiation Advertisement Register

Reg.bit	Name	Description	Acces s	Default
4.[15]	Next Page	0=Next Page disabled. (Permanently =0)	RO	0
4.[14]	Reserved		RO	0
4.[13]	Remote Fault	1=Advertises that PHY has detected a remote fault. 0=No remote fault detected.	RW	0
4.[12]	Reserved		RO	0
4[11]	Asymmetric Pause	1=Advertises that PHY support asymmetric pause operation. 0=Not support asymmetric pause operation.	RW	0
4.[10]	Pause	1=Advertises that PHY has flow control capability. 0=Without flow control capability. In 100FX, this bit is set by FX_PAUSE upon reset.	TP_PA USE Or FX_PA USE	1
4.[9]	100Base-T4	Technology not supported. (Permanently =0)	RO	0
4.[8]	100Base-TX-FD	1=100Base-TX full duplex capable. 0=Not 100Base-TX full duplex capable.	RW	1
4.[7]	100Base-TX	1=100Base-TX half duplex capable. 0=Not 100Base-TX half duplex capable.	RW	1
4.[6]	10Base-T-FD	1=10Base-TX full duplex capable. 0=Not 10Base-TX full duplex capable.	RW	1
4.[5]	10Base-T	1=10Base-TX half duplex capable. 0=Not 10Base-TX half duplex capable.	RW	1
4.[4:0]	Selector Field	[00001]=IEEE802.3	RO	00001



5.9.7 Register5 : Auto-Negotiation Link Partner Ability Register

Reg.bit	Name	Description	Acces s	Default
5.[15]	Next Page	1=Link partner desires Next Page transfer. 0=Link partner does not desire Next Page transfer.	RO	0
5.[14]	Acknowledge	1=Link Partner acknowledges reception of FLP words. 0=Not acknowledged by Link Partner.	RO	0
5.[13]	Remote Fault	1=Remote Fault indicated by Link Partner. 0=No remote fault indicated by Link Partner.	RO	0
5.[12]	Reserved		RO	0
5.[11]	Asymmetric Pause	1=Link partner support asymmetric pause operation. 0=Link partner not support symmetric operation. When the auto-negotiation is disabled, this bit is set to 1. After parallel detection, this bit is set to 1.	RO	0
5.[10]	Pause	1=Flow control supported by Link Partner. 0=No flow control supported by Link Partner. When the auto-negotiation is disabled, this bit is set to 1. After parallel detection, this bit is set to 1. When in 100FX, this bit is set by FX_PAUSE or SMI.	RO	0
5.[9]	100Base-T4	1=100Base-T4 supported by Link Partner. 0=100Base-T4 not supported by Link Partner.	RO	0
5.[8]	100Base-TX-FD	1=100Base-TX full duplex supported by Link Partner. 0=100Base-TX full duplex not supported by Link Partner. For 100FX mode, this bit is set when Reg.0.8=1. When the auto-negotiation is disabled, this bit is set when Reg.0.13=1 and Reg.0.8=1.	RO	0
5.[7]	100Base-TX	1=100Base-TX half duplex supported by Link Partner. 0=100Base-TX half duplex not supported by Link Partner. For 100FX mode, this bit is set when Reg.0.8=0. When the auto-negotiation is disabled, this bit is set when Reg.0.13=1 and Reg.0.8=0. After parallel detection, this bit is set when the result of auto-negotiation is 100BASE-TX.	RO	0
5.[6]	10Base-T-FD	1=10Base-TX full duplex supported by Link Partner. 0=10Base-TX full duplex not supported by Link Partner. When the auto-negotiation is disabled, this bit is set when Reg.0.13=0 and Reg.0.8=1.	RO	0
5.[5]	10Base-T	1=10Base-TX half duplex supported by Link Partner. 0=10Base-TX half duplex not supported by Link Partner. When the auto-negotiation disabled, this bit is set when Reg.0.13=0,and Reg.0.8=0. After parallel detection, this bit is set when the result of auto-negotiation is 10BASE-TX.	RO	0
5.[4:0]	Selector Field	[00001]=IEEE802.3	RO	00001



5.9.8 Register6 : Auto-Negotiation Expansion Register

Reg.bit	Name	Description	Acces s	Default
6.[15:5]	Reserved		RO	0
6.[4]	Parallel Detection Fault	1=A fault has been detected via the Parallel Detection Function. D=A fault has not been detected via the Parallel Detection function.		0
6.[3]	Link Partner Next Page Able	1= Link Partner is Next Page able. 0= Link Partner is not Next Page able. (permanently=0)	RO	0
6.[2]	Local Next Page Able	1= IP210S is Next Page able. 0= IP210S is not Next Page able.	RO	0
6.[1]	Page Received	1= A New Page has been received. 0= A New Page has not been received.	RO/LH	0
6.[0]		If Nway is enabled, this bit means: 1= Link Partner is Auto-Negotiation able. 0= Link Partner is not Auto-Negotiation able.	??0 (Nway) or 1 (100FX	0



6 Register Description

6.1 Register Address Mapping

Address	Register
0x8000	Chip Configure Register_0
0x8001	Chip Configure Register_1
0x8002	CPU Control Register
0x8003	Status Register
0x8004	Interrupt Enable Register
0x8005	SW Reset Register
0x8006	Mirror Address Register
0x800f	Timer Counter Register latch enable
0x8010	Timer Counter Register_0 (LSB)
0x8011	Timer Counter Register_1
0x8012	Timer Counter Register_2
0x8013	Timer Counter Register_3 (MSB)
0x8014	PAD Control Register
0x8015	PHY Address Register
0x8100	MAC_Control_Register_0
0x8101	MAC_Control_Register_1
0x8102	MAC_Control_Register_2
0x8103	Pause-On-Threshold_Register
0x8104	Pause-Off-Threshold_Register
0x8110	TX Descriptor 0_0 - TX_buffer_pointer_L
0x8111	TX Descriptor 0_1 - TX_buffer_pointer_H
0x8112	TX Descriptor 0_2 - Tx_Pkt_Length_L
0x8113	TX Descriptor 0_3 - Control_flag and Tx_Pkt_Length_H
0x8114	TX Descriptor 1_0 - TX_buffer_pointer_L
0x8115	TX Descriptor 1_1 - TX_buffer_pointer_H
0x8116	TX Descriptor 1_2 - Tx_Pkt_Length_L
0x8117	TX Descriptor 1_3 - Control_flag and Tx_Pkt_Length_H
0x8118	TX Descriptor 2_0 - TX_buffer_pointer_L
0x8119	TX Descriptor 2_1 - TX_buffer_pointer_H
0x811a	TX Descriptor 2_2 - Tx_Pkt_Length_L
0x811b	TX Descriptor 2_3 - Control_flag and Tx_Pkt_Length_H
0x811c	TX Descriptor 3_0 - TX_buffer_pointer_L
0x811d	TX Descriptor 3_1 - TX_buffer_pointer_H
0x811e	TX Descriptor 3_2 - Tx_Pkt_Length_L
0x811f	TX Descriptor 3_3 - Control_flag and Tx_Pkt_Length_H
0x8130	RX_Buffer_Start_Address
0x8131	RX_Buffer_Read_Pointer_L



Address	Register
0x8132	RX_Buffer_Read_Pointer_H
0x8133	RX_Buffer_Write_Pointer_L
0x8134	RX Buffer Write Pointer H
0x8135	RX_Filter_Registers_0
0x8136	RX_Filter_Registers_1
0x8137	Ether_Type_Start_Offset_Register
0x8138	Special_Source_Port_Tag_Type_Register_L
0x8139	Special_Source_Port_Tag_Type_Register_H
one rec	
0x8200	DMA_Command_Register
0x8201	DMA_Source_Address_Register_L
0x8202	DMA_Source_Address_Register_H
0x8203	DMA_Destination_Address_Register_L
0x8204	DMA_Destination _Address_Register_H
0x8205	DMA_Length_Register_L
0x8206	DMA_Length_Register_H
0x8207	CRC_Result_Register_0
0x8208	CRC_Result_Register_1
0x8209	CRC_Result_Register_2
0x820a	CRC_Result_Register_3
0x820b	Preset_CRC_Value_Register
0x8310	EEPROM_Data_Register
0x8311	EEPROM_Addresss_Register
0x8312	EEPROM_ID_Register
0x8313	EEPROM_Command_Register
0x8314	EEPROM_Control_Register
00000	MD Control to the
0x8320	MD_Control_reg
0x8321	MD_PhyAddress
0x8322	MD_RegAddress
0x8323	MD_Data_Ligh
0x8324	MD_Data_High
0x8330	My MAC Address Byte 0 (LSB)
0x8331	My MAC Address Byte 1
0x8332	My MAC Address Byte 2
0x8333	My MAC Address Byte 3
0x8334	My MAC Address Byte 4
0x8335	My MAC Address Byte 5 (MSB)
0x8336	My IPV4 Byte 0 (LSB)



Address	Register
0x8337	My IPV4 Byte 1
0x8338	My IPV4 Byte 2
0x8339	My IPV4 Byte 3 (MSB)
0x8350	RMT_MAC Byte 0 (LSB)
0x8351	RMT_MAC Byte 1
0x8352	RMT_MAC Byte 2
0x8353	RMT_MAC Byte 3
0x8354	RMT_MAC Byte 4
0x8355	RMT_MAC Byte 5 (MSB)
0x8356	RMT IPV4 Byte 0 (LSB)
0x8357	RMT IPV4 Byte 1
0x8358	RMT IPV4 Byte 2
0x8359	RMT IPV4 Byte 3 (MSB)
0x8370	ADC Control Register
0x8371	ADC Result Register L
0x8372	ADC Result Register H
0x8400	Chip ID LO
0x8401	Chip ID HI
0x8402	Chip Revision
0x8800	UART Receive Buffer (RO)
0x8801	UART_Transmit Buffer (WO)
0x8802	UART_Interrupt Enable
0x8803	UART_Interrupt Identification (RO)
0x8804	UART_FIFO Control
0x8805	UART_ <u>Line Control Register</u>
0x8806	UART_Modem Control
0x8807	UART_ <u>Line Status</u> (RO)
0x8808	UART_Modem Status(RO)
0x8809	UART_TX FIFO_Status (RO)
0x880a	UART_RX <u>FIFO</u> Status (RO)
0x880b	UART_Clock Divisor Registers_L (when the 7 th (DLAB) bit of the Line Control Register is set to '1')
0x880c	UART_Clock Divisor Registers_H (when the 7 th (DLAB) bit of the Line Control Register is set to '1')



6.2 Register Descriptions

Chip Configure Register_0 (0x8000)

Bit	Name	Access	Description	Default
0	ExtFlash_En	R (Latched)	This bit is used to configure execution code from internal OTP or external Flash. Default by external selection pin. 0 – internal OTP 1 – external Flash	1
1	CPU_Redirect_En	R (Latched)	CPU Start running address selection: 0: 0000h 1: FFFDh	1
3-2	MII_RMII_SEL [1:0]	RW	MAC I/F selection 00: reserved 01: MII 10: reverse MII 11: RMII	01
4	MDI_MAC_SEL	RW	MDI MAC I/F selection 1: MAC. It can be MII/RMII/Reverse MII according to the seting on MII_RMII_SEL (if use external PHY or connect with Switch) & MII1 Enable 0: MDI (if use internal PHY)	1
5	Mirror_En	RW	Redirect Code Bus to first 8K or 16K SRAM and the start address is defined in MirrorAddress register. 1: Enable redirect 0: Code Bus to OTP or Flash (defined in bit 0)	0
6	Link_led_at_clk25_En	RW	1: Enable Link_led output 0: CLK25 output	0
7	Led_En	RW	1: Enable led output P4.4 = FDX_LED P4.3 = SPEED_LED P4.2 = LINK_LED 0: GPIO4 bit4, bit3 & bit2	0



Chip Configure Register_1 (0x8001)

Bit	Name	Access	Description	Default
0	IO_DMA_En	RW	1: IO DMA enable 0: GPIO4	0
1	HSP_UART_En	RW	1: High Speed UART enable 0: GPIO2	0
2	CRS0_En	RW	1: CRS0 enable 0: CRS0 disable, use as RXER0	0
3	P4_I2C_En	RW	1: P4 I2C interface enable (P4.0 = SCL, P4.1 =SDA) 0: GPIO4 bit0 & bit1	0
4	P3_I2C_En	RW	1: P3 I2C interface enable (P3.7 = SCL, P3.6 = SDA) 0: GPIO3 bit6 & bit7	0
5	SMI_En	RW	1: SMI interface enable (P4.7 = MDC, P4.6 = MDIO) 0: GPIO4 bit6 & bit7	0
6	Reserved	RO		Х
7	Reserved	RO		Χ

CPU Control Register (0x8002)

Bit	Name	Access	Description	Default
0	Write_En	RW	This bit is used to change this register bit[7:1] from RO to RW 1 – Enable Write Access to bit[7:1] 0 – RO to bit[7:1]	0
4-1	Flash_WaitState	RW	Default is 0x7	0111
7-5	Reserved			

Status register (0x8003)

Bit	Name	Access	Description	Default
0	RX_Packet_Done	RC	H/W sets 1 to inform CPU that one or more packets are received in RX buffer.	0
1	TX_Packet_Done	RC	H/W sets 1 to inform CPU that TX packet is done.	0
2	DMA_Access_Done	RC	H/W sets 1 to indicate that DMA is done.	0
3	Timer_Counter_overflow	RC	H/W sets 1 to indicate that timer counter overflow.	0
4	HighSpeed_UART_Status_ change	RC	H/W sets 1 to indicate that High Speed UART Status Changed	0
5	ADC_Done	RC	H/W sets 1 to inform CPU that ADC is done	0
6	PHY_Status_change	RC	H/W sets 1 to indicate that PHY Status Changed	0
7	Reserved	-	-	_



Interrupt Enable register (0x8004)

Bit	Name	Access	Description	Default
0	RX_Packet_Done_Enable	RW	enable RX_Packet_Done interrupt disable RX_Packet_Done interrupt	0
1	TX_Packet_Done_Enable	RW	enable TX_Packet_Done interrupt disable TX_Packet_Done interrupt	0
2	DMA_Access_Don_Enable	RW	enable DMA_Access_Done interrupt disable DMA_Access_Done interrupt	0
3	Timer_Counter_overflow_E nable	RW	1: enable Timer_Counter_overflow interrupt 0: disable Timer_Counter_overflow interrupt	0
4	HighSpeed_UART_Status_ Enable	RW	1: enable HighSpeed_UR_Status_change interrupt 0: disable HighSpeed_UR_Status_change interrupt	0
5	ADC_Done_Enable		enable ADC_Done interrupt disable ADC_Done interrupt	0
6	PHY_Status_Enable		1: enable PHY_Status_change interrupt 0: disable PHY_Status_change interrupt	0
7	Reserved	-	-	

SW Reset Register (0x8005)

Bit	Name	Access	Description	Default
0	Reset	RW	This bit is used to reset all the peripherals and registers except ChipConfig, CPU Control register and bit0/1 of MAC Control register 0 and CPU 1. Write 0 to this bit is ignored by IP210S. 2. Write 1 to this bit will cause IP210S doing reset to all peripherals. This bit will be auto-cleared when reset is done.	0
7-1	Reserved			

Mirror Address Register (0x8006)

Bit	Name	Access	Description	Default
7-0	Mirror Start Address	RW	This register defines the starting address bit[15:8] of SRAM code when 8K_Mirror_En=1 or 16K_Mirror_En=1	00 h

Timer Counter Register latch enable (0x800f)

Bit	Name	Access	Description	Default
0	Timer Count latch enable	WO	Latch Current Timer Counter Register No action	0
7-1	Reserved			



Timer Counter Register 4 bytes (0x8013[MSB] ~ 0x8010[LSB])

Bit	Name	Access	Description	Default
31-0	Timer Count	RW	Timer Counter Register is a 32-bit counter and is incremented upon the overflow of Timer2 (TF2). User can set Timer2 to determine the overflow intervals. Its value wraps around to 0x00 00 00 00 at Timer2's overflow while its previous value is 0xff ff ff.	00 00 00 00 h

PAD Control Register (0x8014)

	ontrol Register (0x0014)			
Bit	Name	Access	Description	Default
1-0	PAD_Driving	RW	00: 2 mA 01: 4 mA 10: 8 mA 11 12 mA	01
2	PAD_Speed	RW	0: Normal 1: Fast	0
7-3	Reserved			

PHY Address Register (0x8015)

Bit	Name	Access	Description	Default
4-0	PHY Address	RW	1f	11111
7-5	Reserved			0



Bit	Name	Access	Description	Default
0	Speed100	RW	Speed setting bit (This bit is for RMII only): 1-100Mbps 0-10MbpsDriver use it to force the speed of MAC.	1
1	Duplex_F	RW	Duplex setting bit: 1- Full duplex 0- Half duplex, Driver use it to force the duplex mode of MAC.	1
2	TX_Enable	RW	Enable Transmission function of MAC: 0- disable 1- enable	0
3	RX_Enable	RW	Enable Receive function of MAC: 0- disable 1- enable	0
4	FlowControl_Enable	RW	1: Enable Flow Control function of MAC. In full duplex mode, MAC will act as follows: a.MAC will issue Pause frame with 0xFFFF when used RX buffer is over Pause-On-Threshold and continue to issue Pause frame with 0xFFFF only if remote node keeps on transmitting. b. MAC will send Pause frame with 0x0000 when used RX buffer is under Pause-Off-Threshold. c. MAC will stop transmitting if MAC receive a Pause frame with time > 0 and resume TX if MAC received a Pause frame with 0x0000 frame or timeout which is set by Pause frame with time > 0. In half duplex mode, MAC will do nothing. 0: Disable FlowControl	0
5	Boff_16_off	RW	This bit will disable maximum 16-retry limit and do infinite retry when the bit is set to "1".	0
6	LoopBack	RW	Enable MII-Internal-LoopBack when the bit is set to "1".	0
7	MaxFrameLen	RW	This bit sets the maximum receive packet length. 1- 1536 bytes 0- 1522 bytes	1



Bit	Control_register_1 (0x8101) Name	Access	Description	Default
0	FCS-append-disable	RW	O: TXMAC auto-calculates and auto-appends 4 bytes CRC at the end of packet. 1: TXMAC do NOT append 4 bytes CRC at the end of packet.	0
1	FCS-receive-enable	RW	O: RXMAC do NOT receive 4 bytes CRC into RX-Buffer. 1: RXMAC receive 4 bytes CRC into RX-Buffer.	0
2	SourcePortTagInserted_En	RW	O: RXMAC will not check if there is a SourcePortTag inserted right after SA. RXMAC treats the word right after SA as an EtherType. 1: RXMAC will check if there is a SourcePortTag, which has type value same as the SourcePortTagType register, inserted right after SA. If yes, RXMAX will skip 4 bytes from SA and treat the subsequent word as EtherType. If not, EtherType is considered right after SA. If SourcePortTagInserted_En="1" and first type != 0x9126(or SourcePortTag type Register), then drop the frame.	0
4-3	IGMP_Mode_En	RW	00 or 11 – RXMAC will treat IGMP frame as normal frame and filter the frame according to RX Filter rules. 01: RXMAC will receive in IGMP frame (IP frame with IP protocol=2) with DA=Multicast address of range 01-00-5E-00-00-00~~01-00-5E-7F-FF FF and set the frame type to 1011b (IGMP frame). 10: RXMAC will receive in IGMP frame (IP frame with IP protocol=2) without DA constraint – Multicast or Unicast and set the frame type in RX buffer to 1011b (IGMP frame) **IGMP frame is an IP frame with IP protocol=2	00
5	Rx_8021X_En	RW	0: RXMAC will not receive frame with Multicast DA = 01-80-C2-00-00-03 1: RXMAC will receive 802.1X frame with DA=01-80-C2-00-00-03 and set the frame type in RX buffer to 1100b (802.1X frame)	0
6	Reserved	-		
7	Reset_TXMAC	RW	When this bit is written to 1, the system will reset TXMAC and clear following registers.	0

54 / 85



1. Tx_Enable (0x8100[2]) 2. Boff_16_off (0x8100[5]) 3. FCS-append-disable (0x8101[0]) 4. Tx Descriptors (0x8110~0x811f) 5. DMA_CMD_mode(0x8200[2:0]) P.S. when 0x 8200[2:0]=101 or 110 6. CRC_Result_Register (0x8207~0x820a) This bit will be self-cleared after TXMAC reset is done. Writing a "0" to this bit is ignored by H/W.

MAC_Control_register_2 (0x8102)

Bit	Name	Access	Description	Default
0	IP_Checksum_Insp	RW	IP Checksum inspection function 1: enable 0: disable	1
1	TCP_Checksum_Insp	RW	TCP Checksum inspection function 1: IP210S drops the incoming packet if its TCP Checksum has errors 0: disable	1
2	UDP_Checksum_Insp	RW	UDP Checksum inspection function 1: IP210S drops the incoming packet if its UDP Checksum has errors 0: disable	1
3	ICMP_Checksum_Insp	RW	ICMP Checksum inspection function 1: IP210S drops the incoming packet if its ICMP Checksum has errors 0: disable	1
7-4	Reserved	-		

Pause -On-Threshold_register (0x8103)

Bit	Name	Access	Description	Default
7-0	Pause -On-Threshold	RW	(Unit is 256 bytes) Pause-On-Threshold[7:0] = 0x30= 8'd48> 48*256bytes = 12K bytes	30 h

Pause -Off-Threshold_register (0x8104)

Bit	Name	Access	Description	Default
7-0	Pause -Off-Threshold	RW	(Unit is 256 bytes) Pause-Off-Threshold[7:0] = 0x18= 8'd24> 24*256bytes = 6K bytes	18 h



TX Descriptor 0_0 - TX_buffer_pointer_L (0x8110)

Bit	Name	Access	Description	Default
7-0	TX_Buffer_Ptr_L	RW	This field defines TX buffer pointer bit [7:0]	00 h

TX Descriptor 0_1 - TX_buffer_pointer_H (0x8111)

Bit	Name	Access	Description	Default
7-0	TX_Buffer_Ptr_H	RW	This field defines TX buffer pointer bit [13:8]	00 h

TX Descriptor 0_2 - Tx_Pkt_Length_L (0x8112)

Bit	Name	Access	Description	Default
7-0	TX_Len_L	RW	This field defines TX frame len bit [7:0]	00 h

TX Descriptor 0_3 - Control_flag and Tx_Pkt_Length_H (0x8113)

Bit	Name	Access	Description	Default
2-0	TX_Len_H	RW	This field defines TX frame length bit [10:8]	000
5-3	Checksum_Packet_Type	RW	This field enable packet by packet MAC checksum insertion action: 000- No IP checksum insertion requirement 001- IP/TCP IPv4 checksum insertion 010- IP/UDP IPv4 checksum insertion 011- IP/ICMP IPv4 checksum insertion	000
6	TX_Error	RO	This bit will be auto-clear when bit 7, Start_TX, is written to "1". This bit is valid only when bit 7, Start_TX, is written to "0". 0: TX no error 1: TX error such as TxUnderrun, MaxCollision, LateCollision, etc.	0
7	Start_TX	RW	The TX MAC will start to send this packet when this bit is set to "1". It is auto-cleared when TX is done. Writing this bit to "0" will be ignored by H/W.	0

TX Descriptor 1_0 ~ TX Descriptor 1_3 (0x8114 ~ 0x8117)

TX Descriptor 2_0 ~ TX Descriptor 2_3 (0x8118 ~ 0x811b)

TX Descriptor 3_0 ~ TX Descriptor 3_3 (0x811c ~ 0x811f)

56 / 85



Rx-Buffer-Start-Address (0x8130)

TX Dallor Guart Mudicoc (GXG100)					
Bit	Name	Access	Description	Default	
7-0	Rx-Buffer-Start-Address	RW	This byte defines the high byte of RX Buffer Start address in internal RAM. The low byte of RX Buffer Start address is always 00h	40 h	

RX_Buffer_Read_Pointer_L (0x8131)

Bit	Name	Access	Description	Default
7-0	Rx-Buffer-Read-Pointer-L	RW	Rx-Buffer-Read-Pointer Low Byte. It is maintained by S/W to store the address of the first unread received frame.	00 h

RX_Buffer_Read_Pointer_H (0x8132)

Bit	Name	Access	Description	Default
7-0	Rx-Buffer-Read-Pointer-H	RW	Rx-Buffer-Read-Pointer High Byte. It is maintained by S/W to store the address of the first unread received frame.	40 h

RX_Buffer_Write_Pointer_L (0x8133)

Bi	t Name	Access	Description	Default
7-	0 Rx-Buffer-Write-Pointer-L	RW	Rx-Buffer-Write-Pointer Low Byte. It is maintained by H/W to store the address of the incoming frame.	00 h

RX_Buffer_Write_Pointer_H (0x8134)

Bit	Name	Access	Description	Default
7-0	Rx-Buffer-Write-Pointer-H	RW	Rx-Buffer-Write-Pointer High Byte. It is maintained by H/W to store the address of the incoming frame.	40 h



Bit	lter_registers_0 (0x8135) Name	Access	Description	Default
0	Rx_My_Mac_En	RW	1: MAC will filter out the unicast frame except its DA equal to MY_MAC_ADDRESS 0: MAC will filter out all unicast frames. Pause frame with my MAC unicast DA is an exception. It is controlled by bit 5 – Rx_Pause_En.	1
1	Rx_Mcst_En	RW	1: MAC will receive all multicast frame except BPDU, PAUSE, IGMP and 802.1X frame 0: MAC will filter out all multicast frame except BPDU. PAUSE, IGMP and 802.1X frame BPDU and PAUSE frame filters are defined in bit 4 and bit5. IGMP and 802.1X are defined in MAC_Control_register_1, Bit-4-3 and Bit-5 Note: DA of BPDU: 01-80-C2-00-00-01 DA of IGMP: 01-00-5E-7F-FF-FF DA of 802.1X: 01-80-C2-00-00-03	0
2	Rx_Bcast_En	RW	MAC will receive Broadcast frame MAC will filter out Broadcast frame except Broadcast ARP and Broadcast RARP frame.	0
3	Rx_All_En	RW	1: enable MAC to receive all good frame except Pause packet 0: MAC will receive frame by checking the setting of the other bits of RX_Filter_register_0 and RX_Filter_register_1.	0
4	Rx_Bpdu_En	RW	1: MAC will receive BPDU packet 0: MAC will filter out BPDU packet BPDU is a frame with DA=01-80-C2-00-00-00	0
5	Rx_Pause_En	RW	1: if MAC_Control_register_0.FlowControl_En =0, MAC will receive Pause packet. 0: MAC will filter out Pause packet. Pause packet is a frame with DA =01-80-C2-00-00-01 or My_MAC_Address Type = 0x8808	0



			OP Code= 0x0001	
6	Rx_Remote_Mac	RW	MAC will receive only the frame with SA=Remote_MAC_Address when this bit set 1. This bit is used to lock remote node's MAC Address.	0
7	Rx_CRCErr_En	RW	O: MAC will filter out CRC error frame. 1: Enable MAC to receive CRC error frame.	0

RX_Filter_registers_1 (0x8136)

Bit	Name	Access	Description	Default
			-	Delault
0	Rx_MyIP_En	RW	MAC will receive only the frame with Destination IP = My_IP when this bit is set 1.	1
1	Rx_RemoteIP_En	RW	MAC will receive only the frame with Source IP = Remote_IP when this bit is set 1.	0
3-2	Rx_IP_Type_En	RW	00 - Receive all EtherType frame except the setting defined in RX_Filter_register_0.Rx_Pause_En 01- Receive EtherType only IPv4(0x800), ARP(0x806), RARP(0x8035). *Notice: (a). If the EtherType is 0x0800 but the subsequent byte is not equal to IPv4 version, MAC drops the frame. (b). If the EtherType is 0x8100 (VLAN packet), No matter the setting of Rx_IP_Type_En value, RX-MAX will always skip 4 bytes VLAN tagging and treat the subsequent word as EtherType.	01
7-4	Reserved	-	-	

Ether_Type_Start_Offset_Register (0x8137)

Bit	Name	Access	Description	Default
7-0	Ether_Type_Start_Offset	RW	Define the Byte-Offset of EtherType Field from SA-Field of receiving packet The default value is 0. It means EtherType field is right after SA field in the receiving frame. Ex: If Ether_Type_Start_Offset= 0x6, the EtherType field will be located at Byte 18/19 in the receiving frame start the byte count from 0.	00 h



Special_Source_Port_Tag_Type_Register_L (0x8138)

В	Bit	Name	Access	Description	Default
7-	-0	Special_Source_Port_Tag_ Type_Register_L	RW	Source Port Tag Type Value low byte	26 h

Special_Source_Port_Tag_Type_Register_H (0x8139)

I	Bit	Name	Access	Description	Default
	7-0	Special_Source_Port_Tag_ Type_Register_H	RW	Source Port Tag Type Value high byte	91 h



DMA_Command_Register (0x8200)

Bit	Name	Access	Description	Default
			Description	Derauit
2-0	CMD_mode	RW	000-No DMA operating or DMA done. 001-Internal Data to Internal Data transfer. 010-Internal Data to IO transfer. 011-IO to Internal Data transfer. 100-Flash to Internal Data transfer. 101-Internal to CRC32 generation. The CRC32 result will be calculated by IP210S and be stored in CRC_Result_register (0-3). 110-Internal to checksum generation and insert into checksum fields in IP packet memory pointed by DMA_Source_Address.	000
3	Reserved	-	-	
7-4	Packet_Type	RW	Indicates the packet type when using DMA to calculate packet checksum (CMD_mode=110): 0000- no checksum generation needed 0001- IP and TCP (IPv4) 0010- IP and UDP (IPv4) 0011- IP and ICMP (IPv4) Others- no checksum generation needed. Note: The calculated result is stored in CRC_Result_Register.	0000

DMA_Source_Address_Register_L (0x8201)

Bit	Name	Access	Description	Default
7-0	DMA_Source_Address_L	R/W	DMA source address low byte	00 h

DMA_Source_Address_Register_H (0x8202)

Bit	Name	Access	Description	Default
7-0	DMA_Source_Address_H	R/W	DMA source address high byte	00 h

DMA_Destination_Address_Register_L (0x8203)

Bit	Name	Access	Description	Default
7-0	DMA_Destination_Address _L	R/W	DMA Destination address low byte	00 h

DMA_Destination_Address_Register_H (0x8204)

Bit	Name	Access	Description	Default
7-0	DMA_Destination_Address _H	R/W	DMA Destination address high byte	00 h



DMA_Length_Register_L (0x8205)

_		zongm_ntogiotor_z (exezee/			
	Bit	Name	Access	Description	Default
	7-0	DMA_Length_L	RW	It specifies the low byte of the length of data for IP checksum or CRC32 calculation. The maximum value of DMA_length is 2047.	00 h

DMA_Length_Register_H (0x8206)

Bit	Name	Access	Description	Default
7-0	DMA_Length_H	RW	It specifies the high byte of the length of data for IP checksum or CRC32 calculation. The maximum value of DMA_length is 2047.	00 h

CRC_Result_Register(3~0) (0x820a ~ 0x8207)

Bit	Name	Access	Description	Defa	ult
31-0	CRC_Result	RW	These registers store the calculated result of CRC32. There are two conditions to set the register to 0xFFFFFFF: a. Power on reset b. Write 1 to Preset_CRC_Value_Register	FF FF h	FF FF

Preset_CRC_Value_Register (0x820b)

Bit	Name	Access	Description	Default
0	Preset_CRC_Value	RW	Setting this bit to 1 will trigger HW_CRC to preset CRC_Result_register(0-3) to 0xFFFFFFFF. This bit will be self-cleared when HW-CRC has done the reset of CRC_Result_register. Write 0 to this bit is ignored by HW_CRC.	0
7-1	Reserved			

62/85



EEPROM_Data_Register (0x8310)

Bit	Name	Access	Description	Default
7-0	EEPROM_Data	RW	It stores the data to be written to/read from EEPROM.	00 h

EEPROM_Addresss_Register (0x8311)

Bit	Name	Access	Description	Default
7-0	EEPROM_Addr	RW	It defines the address of data in EEPROM.	00 h

EEPROM ID Register (0x8312)

Bit	Name	Access	Description Default
2-0	EEPROM_ID	RW	It defines EEPROM ID or EEPROM address high bits for EEPROM with size over 256 bytes such as 24C16/24C08/24C04. Bit 2
7-3	Reserved		



EEPROM_Command_Register (0x8313)

Bit	Name	Access	Description	Default
4-0	Byte_count	RW	Define the access size. The access size is (Byte_count+1) bytes. In EEPROM writing operation, if the access size over a page (16bytes or 8 bytes which is dependent on EEPROM type), the oversize part will be written to the address starts from the beginning of the page and overwrite the previous data.	00000
5	RW_op	RW	Define the operation: 0- Write 1- Read	0
6	Abort	RW	If this bit=1, the H/W abort the access operation defined by RW_op. This bit will be auto-cleared by H/W after a read or write operation.	0
7	Next	RW	If this bit=1, the H/W is available for the next read or write operation. This bit will be auto-cleared by H/W after a read or write operation.	0

EEPROM_Control_Register (0x8314)

	LEI NOM_CONTO_NEGISTER (0x0014)					
Bit	Name	Access	Description	Default		
0	EE_Clk_Sel	RW	EEPROM clock rate is 58.9KHz, for normal usage. Speed-up mode, EEPROM clock rate is 5.89MHz. This mode is used for test only.	0		
7-1	Reserved					



MD_Control_reg (0x8320)

Bit	Name	Access	Description	Default
2-0	MDC_Clock_Select	RW	000 – 34ns 001 – 68ns 010 – 136ns 011 – 272ns 100 – 544ns(recommend) 101 – 1088ns 110 – 2176ns	000
3	Reserved			
4	RW_op	RW	1: for Read operation 0: for Write operation	0
5	Preamble_Disable	RW	O: Add preamble to the packet. T: Do not add preamble to the packet.	0
6	Reserved			
7	Start	RW	Set 1 to start MDC/MDIO operation Auto-clear when the operation is completed.	0

MD_PhyAddress (0x8321)

Bit	Name	Access	Description	Default
4-0	Phy Address	RW	Phy Address	00000
7-5	Reserved			

MD_RegAddress (0x8322)

Bit	Name	Access	Description	Default
4-0	Register Address	RW	Register Address	00000
7-5	Reserved			

MD_Data_Low (0x8323)

Bit	Name	Access	Description	Default
7-0	MD_Data_Low	RW	MD_Data[7:0]	00 h

MD_Data_High (0x8324)

Bit	Name	Access	Description	Default
7-0	MD_Data_High	RW	MD_Data[15:8]	00 h



My MAC Address 6 bytes (0x8335[MSB] ~ 0x8330[LSB])

Bit	Name	Access	Description	Default
47-0	My MAC Address	RW	My MAC Address [47:0]	00 00 00 00 00 00 h

My IPv4 Address 4 bytes (0x8339[MSB] ~ 0x8336[LSB])

Bit	Name	Access	Description	Default
31-0	My IPv4 Address	RW	My IPv4 Address [31:0]	00 00 00 00 h

Remote MAC Address 6 bytes (0x8355[MSB] ~ 0x8350[LSB])

ı	Bit	Name	Access	Description	Default
	47-0	Remote MAC Address	RW	Remote MAC Address [47:0]	00 00 00 00 00 00 h

Remote IPv4 Address 4 bytes (0x8359[MSB] ~ 0x8356[LSB])

Bit	Name	Access	Description	Default
31-0	Remote IPv4 Address	RW	Remote IPv4 Address [31:0]	00 00 00 00 h



ADC Control Register 0 (0x8370)

Bit	Name	Access	Description	Default
0	ADON	RW	A/D On bit 1 = A/D converter module is enabled and begin to calibrate 0 = A/D converter module is disabled	0
1	START	RW	A/D conversion status bit ADON = 1: 1 = A/D conversion in progress 0 = A/D idle This bit will be auto-cleared when AD is done	0
3-2	VRS	RW	voltage reference select bits A/D Vref+ A/D Vref- A/D Vref+ A/D Vref- A/D Vref- A/D Vref- Vssa 1 0 vdda vssa 1 0 vdda External Vref- 1 1 External Vref+ External Vref-	00
6-4	PA	RW	analog channel select bits 0 0 0 = channel 0 (P0) 0 0 1 = channel 1 (P1) 0 1 0 = channel 2 (P2) 0 1 1 = channel 3 (P3) 1 0 0 = channel 4 (P4) 1 0 1 = channel 5 (P5) 1 1 0 = channel 6 (P6) 1 1 1 = channel 7 (P7)	000
7	Calibrated	RW	Calibrated done 1 = A/D converter module is calibrated 0 = A/D converter module is not calibrated	0

ADC Result Register L (0x8371)

Bit	Name	Access	Description	Default
7-0	ADC Result Register L	RW	ADC Result Register Low byte	00 h

ADC Result Register H (0x8372)

Bit	Name	Access	Description	Default
7-0	ADC Result Register H	RW	ADC Result Register High byte	00 h



Chip ID LO (0x8400)

Bit	Name	Access	Description	Default
7-0	Chip ID LO	RO	Chip ID Number Low byte	10 h

Chip ID HI (0x8401)

Bit	Name	Access	Description	Default
7-0	Chip ID HI	RO	Chip ID Number high byte	02 h

Chip Revision (0x8402)

Bit	Name	Access	Description	Default
7-0	Chip Revision	RO	Chip reversion Number	00 h



UART_Receiver Buffer (0x8800)

Bit	Name	Access	Description	Default
7-0	UART_Receiver Buffer	RO	UART Receiver FIFO output.	00 h

UART_Transmit Buffer (0x8801)

Bit	Name	Access	Description	Default
7-0	UART_Transmit Buffer	WO	UART Transmit FIFO input.	

Interrupt Enable Register IER (0x8802)

This register allows enabling and disabling interrupt generation by the UART

Bit	Name	Access	Description	Default
0	Received Data available interrupt	RW	'0' – disabled '1' – enabled	0
1	Transmitter Holding Register empty interrupt	RW	'0' – disabled '1' – enabled	0
2	Receiver Line Status Interrupt	RW	'0' – disabled '1' – enabled	0
3	Reserved	RW	Reserved. Should be logic '0'.	0
4	Received Data Timeout interrupt	RW	'0' – disabled '1' – enabled	0
7-5	Reserved	RW	Reserved. Should be logic '0'.	

Interrupt Identification Register IIR (0x8803)

The IIR enables the programmer to retrieve what is the current highest priority pending interrupt. **Bit 0** indicates that an interrupt is pending when it's logic '0'. When it's '1' – no interrupt is pending. The following table displays the list of possible interrupts along with the bits they enable, priority, and

their source and reset control.

Bit 3	Bit 2	Bit 1	Priority	Interrupt Type	Interrupt Source	Interrupt Reset Control
0	1	1	1 st	Receiver Line Status	Parity, Overrun or Framing errors or Break Interrupt	Reading the Line Status Register
0	1	0	2 nd	Receiver Data available	FIFO trigger level reached	FIFO drops below trigger level
1	1	0	2 nd	Timeout Indication	There's at least 1 character in the FIFO but no character has been input to the FIFO or read from it for the last 4 Char times.	Reading from the FIFO (Receiver Buffer Register)
0	0	1	3 rd	Transmitter Holding Register empty	Transmitter Holding Register Empty	Writing to the Transmitter Holding Register or reading IIR.

Bits 4 and 5: Logic '0'.

Bits 6 and 7: Logic '1' for compatibility reason.

Default Value: C1 h



FIFO Control Register FCR (0x8804)

The FCR allows selection of the FIFO trigger level (the number of bytes in FIFO required to enable the Received Data Available interrupt). In addition, the FIFOs can be cleared using this register.

Bit	Name	Access	Description	Default
0	Clears the Receiver FIFO	RW	Writing a '1' to bit 1 clears the Receiver FIFO and resets its logic.	0
1	Clears the Transmitter FIFO		Writing a '1' to bit 2 clears the Transmitter FIFO and resets its logic.	0
7-2	Receiver FIFO Interrupt trigger level	RW	Define the Receiver FIFO Interrupt trigger level[7:2], Interrupt trigger level[1:0] always equal to 2'b00 Ex '000001' - 4 bytes {000001, 00} '010000' -64 bytes {010000, 00}	010000



Line Control Register LCR (0x8805)

The line control register allows the specification of the format of the asynchronous data communication used. A bit in the register also allows access to the Divisor Latches, which define the baud rate. Reading from the register is allowed to check the current settings of the communication.

Bit	Name	Access	Description	Default
1-0	number of bits in each character	RW	Select number of bits in each character '00' – 5 bits '01' – 6 bits '10' – 7 bits '11' – 8 bits	11
2	number of generated stop bits	RW	Specify the number of generated stop bits '0' – 1 stop bit '1' – 1.5 stop bits for 5-bit character length selected, 2 bits for others. Note that the receiver always checks the first stop bit only.	0
3	Parity Enable	RW	'0' – No parity '1' – Parity bit is generated on each outgoing character and is checked on each incoming one.	0
4	Even Parity select	RW	'0' – Odd number of '1' is transmitted and checked in each word (data and parity combined). In other words, if the data has an even number of '1' in it, then the parity bit is '1'. '1' – Even number of '1' is transmitted in each word.	0
5	Stick Parity bit	RW	'0' – Stick Parity disabled '1' - If bits 3 and 4 are logic '1', the parity bit is transmitted and checked as logic '0'. If bit 3 is '1' and bit 4 is '0' then the parity bit is transmitted and checked as '1'.	0
6	Break Control bit	RW	'1' – the serial out is forced into logic '0' (break state). '0' – break is disabled (default)	0
7	Divisor Latch Access bit	RW	'1' – The UART_Clock Divisor Registers is accessible. '0' – The UART_Clock Divisor Registers can't be accessed. (Please refer to UART_Clock Divisor Registers for detail)	0



Modem Control Register MCR (0x8806)

The modem control register allows transferring control signals to a modem connected to the UART.

Bit	Name	Access	Description	Default
0	Data Terminal Ready (DTR) signal control	RW	'0' – DTR is '0' '1' – DTR is '1'	0
1	Request To Send (RTS) signal control	RW	'0' – RTS is '0' '1' – RTS is '1'	0
2	Out1	RW	In loopback mode, connected Ring Indicator (RI) signal input.	0
3	Out2	RW	In loopback mode, connected to Data Carrier Detect (DCD) input.	0
4	Loopback mode	RW	'0' – normal operation '1' – loopback mode. When in loopback mode, the Serial Output Signal (STX_PAD_O) is set to logic '1'. The signal of the transmitter shift register is internally connected to the input of the receiver shift register. The following connections are made: DTR → DSR RTS → CTS Out1 → RI Out2 → DCD	0
5	HW_RTS_Stop_TX_En	RW	'0' – normal operation '1' – When RTS = 1, the transmitter will stop sending other characters after sending current character.	0
6	HW_TX_Disable	RW	'0' – normal operation '1' – the transmitter will stop sending other characters after sending current character	0
7	HW_FlowControl_En	RW	'0' – normal operation (default) '1' – enable HW Flow Control, by RTS & CTS Rx part: when RXFIFO content characters higher than RXFIFO interrupt level (0x8804), will pull high RTS, otherwise will pull low RTS Tx part: If CTS is pulled high, the transmitter will stop sending other characters after sending current character.	0



Line S	tatus Register LSR (0x8807)			
Bit	Name	Access	Description	Default
0	Data Ready (DR) indicator	RO	'0' – No characters in the FIFO '1' – At least one character has been received in the FIFO.	0
1	Overrun Error (OE) indicator	RO	'1' – If the FIFO is full and another character has been received in the receiver shift register. If another character is starting to arrive, it will overwrite the data in the shift register but the FIFO will remain intact. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt. '0' – No overrun state	0
2	Parity Error (PE) indicator	RO	'1' – At least one character in FIFO has been detected as having parity error. When this bit is read as '1', all characters in FIFO should be read and dropped. The bit is cleared upon a read from the register. IP210S generates Receiver Line Status interrupt when detecting Parity Error. '0' – No parity error in the current character	0
3	Framing Error (FE) indicator	RO	'1' – The received character at the top of the FIFO did not have a valid stop bit. Of course, generally, it might be that all the following data is corrupt. The bit is cleared upon reading from the register. IP210S generates Receiver Line Status interrupt when detecting Framing Error. '0' – No framing error in the current character	0
4	Break Interrupt (BI) indicator	RO	'1' -A break condition has been reached in the current character. The break occurs when the line is held in logic 0 for a time of one character (start bit + data + parity + stop bit). In that case, one zero character enters the FIFO and the UART waits for a valid start bit to receive next character. The bit is cleared upon reading from the register. IP210S generates Receiver Line Status interrupt when detecting Break Interrupt. '0' - No break condition in the current character	0
5	Transmit FIFO is empty	RO	'1' - The transmitter FIFO is empty and generates Transmitter Holding Register Empty interrupt. The bit is cleared when data is being been written to the transmitter FIFO. '0' - Otherwise	1
6	Transmitter Empty indicator	RO	'1' — Both the transmitter FIFO and transmitter shift register are empty. The bit is cleared when data is being been written to the transmitter FIFO.	1



Ī				'0' – Otherwise	
	7	Reserved	RO	Reserved	

Modem Status Register MSR (0x8808)

The register displays the current state of the modem control lines.

Bit	Name	Access	Description	Default
3-0	Reserved	RO	Reserved	0
4	CTS input	RO	CTS input or equals to RTS in loopback mode.	
5	DSR input	RO	DSR input or equals to DTR in loopback mode.	0
6	RI input	RO	RI input or equals to Out1 in loopback mode.	0
7	DCD input	RO	DCD input or equals to Out2 in loopback mode.	0

UART_TX FIFO Status (0x8809)

Bit	Name	Access	Description	Default
7-0	TX_FIFO_CNT	RO	TX FIFO available space counter	FFh

UART_RX FIFO_Status (0x880a)

Bit	Name	Access	Description	Default
7-0	RX_FIFO_CNT	RO	RX FIFO occupied space counter	00h

UART_Clock Divisor Registers

In addition, there are 2 Clock Divisor registers that together form one 16-bit.

The registers can be accessed when the 7th (DLAB) bit of the Line Control Register is set to '1'. At this time the above registers UART_Receiver Buffe, UART_Transmit Buffer & UART_Interrupt Enable can't be accessed.

(Input Clock Speed)/(Divisor Latch value) = 16 x the communication baud rate

UART_Clock Divisor Registers_L (0x880b)

Bit	Bit Name		Description	Default
7-0	UART_Clock Divis	or RW	UART_Clock Divisor Registers_low byte.	00 h

UART_Clock Divisor Registers_H (0x880c)

Bit Name		Access	Description	Default	
7-0	UART_Clock Registers_H	Divisor	RW	UART_Clock Divisor Registers_high byte.	00 h



7 Electrical Characteristics

7.1 Absolute Maximum Rating

Symbol	Conditions	Minimum	Typical	Maximum
Supply Voltage		3.0 V	3.3V	3.6V
Storage Temp		-55°C		125°C

7.2 Power Dissipation

Operating Condition	Power consumption (W)
Unlink	0.368W
100M / active	0.521W
10M / active	0.388W

7.3 DC Characteristic

7.3.1 Operating Condition

Symbol	Conditions	Minimum	Typical	Maximum
PVDD	3.3V Supply voltage 2.5V Supply voltage	3.0 V 2.25V	3.3V 2.5V	3.6V 2.75V
CVDD	2.5V Supply voltage	2.25V	2.5V	2.75V
AVDD	2.5V Supply voltage	2.25V	2.5V	2.75V
ADC_VCC	2.5V Supply voltage	2.25V	2.5V	2.75V
VPP	2.5V Supply voltage (normal mode)6.5V Supply voltage (write mode)	2.25V 6.25V	2.5V 6.5V	2.75V 6.75V
TA	Operating Temperature	0°C		70°C

7.3.2 ADC Operating Condition

Symbol	Conditions	Minimum	Typical	Maximum
ADC0	See Note.	0V		ADC_VCC
ADC1		0V		ADC_VCC
ADC_REFH		1.8V	2.0V	2.2V
ADC_REFL		0.4V	0.5V	0.6V

Note. The ADC input range,0~ADC_VCC, correspond to upper reference voltage, ADC_REFH, which is 4/5*ADC_VCC, and lower reference voltage, ADC_REFL,which is 1/5*ADC_VCC, would convert full range output code. When input is ADC_VCC, ADC convert 011111111, and input is 0V ADC convert 10000000. The output code represents in 2's-complement.



7.3.3 Supply Voltage


Symbol	Specific Name	Condition	Min	Max
V_{IH}	Input High Vol.		0.57*PVDD	
V_{IL}	Input Low Vol.			0.35*PVDD
V _{OH}	Output High Vol.		0.9*PVDD	
V _{OL}	Output Low Vol.			0.1*PVDD
V_{IH}	X1 Input High Voltage	PVDD=3.3V	3.15 V	
V_{IL}	X1 Input Low Voltage	PVDD=3.3V		0.125 V



7.4 AC Timing

7.4.1 Reset Timing

Description	Min.	Тур.	Max.	Unit
X1 valid period before reset released	10	-	-	ms
Reset period	10	-		ms






7.4.2 PHY Mode MII Timing


a. Transmit Timing Requirements

Symbol	Description	Min.	Тур.	Max.	Unit
T_{TxClk}	Transmit clock period 100M MII	-	40	-	ns
T_{TxClk}	Transmit clock period 10M MII	-	400	-	ns
T_{sTxClk}	TXEN, TXD to MII_TXCLK setup time	10	-	-	ns
T_{hTxClk}	TXEN, TXD to MII_TXCLK hold time	5	-	-	ns



b. Receive Timing

Symbol	Description	Min.	Тур.	Max.	Unit
T_{RxClk}	Receive clock period 100M MII	-	40	-	ns
T_{RxClk}	Receive clock period 10M MII	-	400	-	ns
T_{dRxClk}	MII_RXCLK falling edge to RXDV, RXD	1	-	4	ns






7.4.3 MAC Mode MII Timing


a. Receive Timing Requirements

Symbol	Description	Min.	Тур.	Max.	Unit
T_{RxClk}	Receive clock period 100M MII	-	40	-	ns
T_RxClk	Receive clock period 10M MII	-	400	-	ns
T_{sRxClk}	RXDV, RXD to MII_RXCLK setup time	10	-	-	ns
T_{hRxClk}	RXDV, RXD to MII_RXCLK hold time	5	-	-	ns



b. Transmit Timing

Symbol	Description	Min.	Тур.	Max.	Unit
T_TxClk	Transmit clock period 100M MII	-	40	-	ns
T_{TxClk}	Transmit clock period 10M MII	-	400	-	ns
T_{dTxClk}	MII_TXCLK rising edge to TXEN, TXD	6	-	22	ns






7.4.4 RMII Timing


a. Receive Timing Requirements

Symbol	Description	Min.	Тур.	Max.	Unit
T _{RxClk}	Receive clock period	-	20	-	ns
T_{sRxClk}	RXDV, RXD to RMII_CLK_IN setup time	4	-	-	ns
T_{hRxClk}	RXDV, RXD to RMII_CLK_IN hold time	2	-	-	ns



b. Transmit Timing


Symbol	Description		Тур.	Max.	Unit
T_TxClk	Transmit clock period	-	20	-	ns
T_{dTxClk}	RMII_CLK_IN rising edge to TXEN, TXD	5	-	14	ns





7.4.5 SMI Timing

Symbol	Description	Min.	Тур.	Max.	Unit
T _{ch}	MDC High Time	40	-	-	ns
T _{cl}	MDC Low Time	40	-	-	ns
T _{cm}	MDC period	80	1	1	ns
T_{md}	MDIO output delay	-	1	5	ns
T_{mh}	MDIO setup time	10	-	-	ns
T_{ms}	MDIO hold time	10	-	-	ns






7.4.6 EEPROM Timing

a.


Symbol	Description	Min.	Тур.	Max.	Unit
T _{SCL}	Receive clock period	-	20480	-	ns
T _{sSCL}	SDA to SCL setup time	20	-	-	ns
T _{hSCL}	SDA to SCL hold time	20	-	-	ns



Read data cycle

b.

Symbol	Description	Min.	Тур.	Max.	Unit
T _{SCL}	Transmit clock period	1	20480	-	ns
T_{dSCL}	SCL falling edge to SDA	1	1	5200	ns



7.5 Thermal Data

Theta Ja	Theta Jc	Conditions	Units
	-	2 Layer PCB	°C/W




8 Order Information

Part No.	Package	Notice
IP210S LF	128-PIN PQFP	Lead free



9 Package Detail

IP210S-128 PIN (PQFP-128(14X20))



Symbol	Dimensions In Inches			Dimensions In mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A1	0.010	0.014	0.018	0.25	0.35	0.45
A2	0.107	0.112	0.117	2.73	2.85	2.97
b	0.007	0.009	0.011	0.17	0.22	0.27
С	0.004	0.006	0.008	0.09	0.15	0.20
HD	0.669	0.677	0.685	17.00	17.20	17.40
D	0.547	0.551	0.555	13.90	14.00	14.10
HE	0.906	0.913	0.921	23.00	23.20	23.40
E	0.783	0.787	0.791	19.90	20.00	20.10
е	-	0.020	-		0.50	-
L	0.025	0.035	0.041	0.65	0.88	1.03
L1	-	0.063	-	•	1.60	-
У	-	-	0.004	-	-	0.10
θ	0°	-	12°	0°	-	12°

Note:

- 1. Dimension D & E do not include mold protrusion.
- Dimension B does not include dambar protrusion. Total in excess of the B dimension at maximum material condition.

Dambar cannot be located on the lower radius of the foot.



IC Plus Corp. Headquarters

10F, No.47, Lane 2, Kwang-Fu Road, Sec. 2, Hsin-Chu City, Taiwan 300, R.O.C.

Website: www.icplus.com.tw

Sales Office

4F, No. 106, Hsin-Tai-Wu Road, Sec.1, Hsi-Chih, Taipei Hsien, Taiwan 221, R.O.C.