

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI SEMICONDUCTOR <TRANSISTOR ARRAY>

M63850P/FP

4-UNIT 1.5A DMOS ARRAY WITH CLAMP DIODE

DESCRIPTION

The M63850P/FP is a inverter input power DMOS transistor array that consists of 4 independent output N-channel DMOS transistors.

FEATURES

- 4 circuits of N-channels DMOS
- High breakdown voltage ($V_{DS} \geq 80V$)
- High-current driving ($I_{DS(max)} = 1.5A$)
- With clamping diodes
- Drain-source on-state low resistance ($R_{ON} = 0.72\Omega$, $@ = 1.25A$)
- Wide operating temperature range ($T_a = -40$ to $+85^{\circ}C$)

APPLICATION


Drives of relays and printers, digit drives of indication elements (LEDs and lamps)

WWW.BDTIC.com/MITSUBISHI

FUNCTION


The M63850P/FP is consists of 4 independent N-channel DMOS transistors. Each DMOS transistor is connected in a common-source with GND PIN. The clamp diodes for spike killers are connected between the output pin and the COM pin of each DMOS transistor. The maximum of Drain current is 1.5A. The maximum Drain-Source voltage is 80V.

PIN CONFIGURATION



Package type 16P4(P)
16P2N(FP)

CIRCUIT DIAGRAM



The four circuits share the COM and GND.

The diode, indicated with the dotted line, is parasitic, and cannot be used.

Unit : Ω

ABSOLUTE MAXIMUM RATINGS (Unless otherwise noted, $T_a = -40$ ~ $+85^{\circ}C$)

Symbol	Parameter	Conditions	Ratings	Unit
V _{DD}	Supply voltage		7	V
V _{DS}	Drain-source voltage	Output, H	-0.5 ~ +80	V
I _{DS}	Drain current	Current per circuit output, L	1.5	A
V _I	Input voltage		-0.5 ~ V _{DD}	V
V _R	Clamping diode reverse voltage		80	V
I _F	Clamping diode forward current		1.5	A
P _d	Power dissipation	T _a = 25°C, when mounted on board	1.47(P)/1.00(FP)	W
T _{opr}	Operating temperature		-40 ~ +85	°C
T _{stg}	Storage temperature		-55 ~ +125	°C

Apr. 2005

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

RECOMMENDED OPERATING CONDITIONS (Unless otherwise noted, $T_a = -40 \sim +85^\circ\text{C}$)



Symbol	Parameter	Conditions	Limits			Unit
			min	typ	max	
V _{DD}	Supply voltage		4.5	5.0	5.5	V
V _{DS}	Drain-source voltage		0	—	80	V
I _{DS}	Drain current (Current per 1 circuit when 4 circuits are coming on simultaneously)	V _{DD} = 5V, Duty Cycle P : no more than 4% FP : no more than 2%	0	—	1.25	A
		V _{DD} = 5V, Duty Cycle P : no more than 36% FP : no more than 15%	0	—	0.7	
V _{IH}	"H" input voltage		V _{CC} -1.0	—	V _{CC}	V
V _{IL}	"L" input voltage		0	—	V _{CC} -3.0	V

ELECTRICAL CHARACTERISTICS (Unless otherwise noted, $T_a = 25^\circ\text{C}$)

Symbol	Parameter	Test conditions	Limits			Unit
			min	typ	max	
I _{DD(ON)}	On supply current	V _{DD} = 5.5V, V _I = 0V, 1 circuit only	—	130	300	μA
I _{DD(OFF)}	Off supply current	V _{DD} = 5.5V, V _I = 5.5V	—	—	10	μA
I _{O(LEAK)}	Output leak current	V _{DD} = 5.5V, V _I = 5.5V, V _{DS} = 80V	—	—	10	μA
V _{ON}	Output on voltage	V _I = 4.5V, I _{DS} = 0.7A	—	0.45	0.72	V
		V _I = 4.5V, I _{DS} = 1.25A	—	0.9	1.44	
R _{ON}	Output on resistance	V _I = 4.5V, I _{DS} = 1.25A	—	0.72	1.15	Ω
I _{IIH}	"H" input current	V _{DD} = 5.5V, V _I = 5.5V	—	—	10	μA
I _{IIL}	"L" input current	V _{DD} = 5.5V, V _I = 0V	—	130	—	μA
I _{PF}	Clamping on reverse current	V _{DD} = 80V	—	—	10	A
	Clamping on forward voltage	IF = 1.25A	—	1.3	2.0	V

SWITCHING CHARACTERISTICS (Unless otherwise noted, $T_a = 25^\circ\text{C}$)







Symbol	Parameter	Test conditions	Limits			Unit
			min	typ	max	
t _{on}	Turn-on time	CL = 15pF (Note 1)	—	45	—	ns
t _{off}	Turn-off time		—	125	—	ns

Note 1 : TEST CIRCUIT**TIMING DIAGRAM**







- (1)Pulse generator (PG) characteristics : PRR = 1kHz,
tw = 10μs, tr = 6ns, tf = 6ns, Zo = 50Ω, VIH = 5V
- (2)Input-output conditions : RL = 8.3Ω, Vo = 10V, VDD = 4.5V
- (3)Electrostatic capacity CL includes floating capacitance
at connections and input capacitance at probes.

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

TYPICAL CHARACTERISTICS





PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.



PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

M63850P/FP

4-UNIT 1.5A DMOS ARRAY WITH CLAMP DIODE



www.BDTIC.com/MITSUBISHI