

# PM100CL1A060

FLAT-BASE TYPE  
INSULATED PACKAGE

## PM100CL1A060



### FEATURE

Inverter + Drive & Protection IC

- a) Adopting new 5th generation Full-Gate CSTBT™ chip
- b) The over-temperature protection which detects the chip surface temperature of CSTBT™ is adopted.
- c) Error output signal is possible from all each protection upper and lower arm of IPM.
- d) Compatible L-series package.


- 3φ 100A, 600V Current-sense and temperature sense IGBT type inverter
- Monolithic gate drive & protection logic
- Detection, protection & status indication circuits for, short-circuit, over-temperature & under-voltage (P-FO available from upper arm devices)
- UL Recognized

## APPLICATION

General purpose inverter, servo drives and other motor controls

## PACKAGE OUTLINES

Dimensions in mm



May 2009



# PM100CL1A060

FLAT-BASE TYPE  
INSULATED PACKAGE

## TOTAL SYSTEM

Symbol	Parameter	Condition	Ratings	Unit
VCC(PROT)	Supply Voltage Protected by SC	V <sub>D</sub> = 13.5 ~ 16.5V Inverter Part, T <sub>j</sub> = +125°C Start	400	V
VCC(surge)	Supply Voltage (Surge)	Applied between : P-N, Surge value	500	V
T <sub>stg</sub>	Storage Temperature		-40 ~ +125	°C
V <sub>iso</sub>	Isolation Voltage	60Hz, Sinusoidal, Charged part to Base, AC 1 min.	2500	V <sub>rms</sub>

## THERMAL RESISTANCES


Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
R <sub>th(j-c)Q</sub>	Junction to case Thermal Resistances	Inverter IGBT part (per 1 element) (Note-1)	—	—	0.32	°C/W
R <sub>th(j-c)F</sub>		Inverter FWDi part (per 1 element) (Note-1)	—	—	0.52	
R <sub>th(c-f)</sub>	Contact Thermal Resistance	Case to fin, (per 1 module) Thermal grease applied (Note-1)	—	—	0.038	

\* If you use this value, R<sub>th(f-a)</sub> should be measured just under the chips.

(Note-1) T<sub>c</sub> (under the chip) measurement point is below.

(unit : mm)

axis \ arm	UP		VP		WP		UN		VN		WN	
	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi
X	28.6	28.6	65.4	65.4	87.4	87.4	38.6	38.6	54.6	54.6	76.6	76.6
Y	-9.0	-0.4	-9.0	-0.4	-9.0	-0.4	6.5	-1.1	6.5	-1.1	6.5	-1.1



Bottom view

## ELECTRICAL CHARACTERISTICS (T<sub>j</sub> = 25°C, unless otherwise noted)

### INVERTER PART

Symbol	Parameter	Condition	Limits			Unit	
			Min.	Typ.	Max.		
V <sub>CE(sat)</sub>	Collector-Emitter Saturation Voltage	V <sub>D</sub> = 15V, I <sub>C</sub> = 100A V <sub>CIN</sub> = 0V, Pulsed (Fig. 1)	T <sub>j</sub> = 25°C	—	1.75	2.35	V
			T <sub>j</sub> = 125°C	—	1.75	2.35	
V <sub>EC</sub>	FWDi Forward Voltage	-I <sub>C</sub> = 100A, V <sub>D</sub> = 15V, V <sub>CIN</sub> = 15V (Fig. 2)	—	1.7	2.8	V	
t <sub>on</sub>	Switching Time	V <sub>D</sub> = 15V, V <sub>CIN</sub> = 0V↔15V V <sub>CC</sub> = 300V, I <sub>C</sub> = 100A T <sub>j</sub> = 125°C Inductive Load (Fig. 3,4)	0.3	0.8	2.0	μs	
t <sub>tr</sub>			—	0.4	0.8		
t <sub>c(on)</sub>			—	0.4	1.0		
t <sub>off</sub>			—	1.0	2.3		
t <sub>c(off)</sub>			—	0.3	1.0		
I <sub>CES</sub>	Collector-Emitter Cutoff Current	V <sub>CE</sub> = V <sub>CES</sub> , V <sub>D</sub> = 15V (Fig. 5)	T <sub>j</sub> = 25°C	—	—	1	mA
			T <sub>j</sub> = 125°C	—	—	10	

# PM100CL1A060

FLAT-BASE TYPE  
INSULATED PACKAGE

## CONTROL PART

Symbol	Parameter	Condition	Limits			Unit	
			Min.	Typ.	Max.		
ID	Circuit Current	V <sub>D</sub> = 15V, V <sub>CIN</sub> = 15V	V <sub>N1-VNC</sub>	—	6	12	mA
			V <sub>P1-VPC</sub>	—	2	4	
V <sub>th(ON)</sub>	Input ON Threshold Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN • VN • WN-VNC	1.2	1.5	1.8	V	
V <sub>th(OFF)</sub>	Input OFF Threshold Voltage		1.7	2.0	2.3		
SC	Short Circuit Trip Level	-20 ≤ T <sub>j</sub> ≤ 125°C, V <sub>D</sub> = 15V (Fig. 3,6)	200	—	—	A	
t <sub>off(SC)</sub>	Short Circuit Current Delay Time	V <sub>D</sub> = 15V (Fig. 3,6)	—	0.2	—	μs	
OT	Over Temperature Protection	Detect Temperature of IGBT chip	Trip level	135	—	—	°C
OT(hys)			Hysteresis	—	20	—	
UV	Supply Circuit Under-Voltage Protection	-20 ≤ T <sub>j</sub> ≤ 125°C	Trip level	11.5	12.0	12.5	V
UV <sub>r</sub>			Reset level	—	12.5	—	
I <sub>FO(H)</sub>	Fault Output Current	V <sub>D</sub> = 15V, V <sub>CIN</sub> = 15V (Note-2)	—	—	0.01	mA	
I <sub>FO(L)</sub>			—	10	15		
t <sub>FO</sub>	Minimum Fault Output Pulse Width	V <sub>D</sub> = 15V (Note-2)	1.0	1.8	—	ms	

(Note-2) Fault output is given only when the internal SC, OT & UV protections schemes of either upper or lower arm device operate to protect it.


## MECHANICAL RATINGS AND CHARACTERISTICS

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
—	Mounting torque	Mounting part screw : M5	2.5	3.0	3.5	N • m
		Main terminal part screw : M5	2.5	3.0	3.5	
—	Weight	—	—	380	—	g

## RECOMMENDED CONDITIONS FOR USE

Symbol	Parameter	Condition	Recommended value	Unit
V <sub>CC</sub>	Supply Voltage	Applied across P-N terminals	≤ 400	V
V <sub>D</sub>	Control Supply Voltage	Applied between : V <sub>UP1-VUPC</sub> , V <sub>VP1-VVPC</sub> V <sub>WP1-VWPC</sub> , V <sub>N1-VNC</sub> (Note-3)	15.0 ± 1.5	V
V <sub>CIN(ON)</sub>	Input ON Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN • VN • WN-VNC	≤ 0.8	V
V <sub>CIN(OFF)</sub>	Input OFF Voltage		≥ 9.0	
f <sub>PWM</sub>	PWM Input Frequency	Using Application Circuit of Fig. 8	≤ 20	kHz
t <sub>dead</sub>	Arm Shoot-through Blocking Time	For IPM's each input signals (Fig. 7)	≥ 2.0	μs

(Note-3) With ripple satisfying the following conditions: dv/dt swing ≤ ±5V/μs, Variation ≤ 2V peak to peak










# PM100CL1A060

FLAT-BASE TYPE  
INSULATED PACKAGE

## PRECAUTIONS FOR TESTING

- Before applying any control supply voltage ( $V_D$ ), the input terminals should be pulled up by resistors, etc. to their corresponding supply voltage and each input signal should be kept off state.  
After this, the specified ON and OFF level setting for each input signal should be done.
- When performing "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above  $V_{CES}$  rating of the device.  
(These test should not be done by using a curve tracer or its equivalent.)



PM100CL1A060

FLAT-BASE TYPE  
INSULATED PACKAGE




Fig. 8 Application Example Circuit

**NOTES FOR STABLE AND SAFE OPERATION ;**


- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
- Fast switching opto-couplers:  $t_{PLH}, t_{PHL} \leq 0.8\mu s$ , Use High CMR type.
- Slow switching opto-coupler: CTR > 100%
- Use 4 isolated control power supplies (VD). Also, care should be taken to minimize the instantaneous voltage charge of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
- Use line noise filter capacitor (ex. 4.7nF) between each input AC line and ground to reject common-mode noise from AC line and improve noise immunity of the system.

# PM100CL1A060


FLAT-BASE TYPE  
INSULATED PACKAGE

## PERFORMANCE CURVES


**OUTPUT CHARACTERISTICS (TYPICAL)**




**COLLECTOR-EMITTER SATURATION VOLTAGE (VS.  $I_c$ ) CHARACTERISTICS (TYPICAL)**




**COLLECTOR-EMITTER SATURATION VOLTAGE (VS.  $V_D$ ) CHARACTERISTICS (TYPICAL)**




**DIODE FORWARD CHARACTERISTICS (TYPICAL)**



**SWITCHING TIME ( $t_{on}$ ,  $t_{off}$ ) CHARACTERISTICS (TYPICAL)**




**SWITCHING TIME ( $t_{c(on)}$ ,  $t_{c(off)}$ ) CHARACTERISTICS (TYPICAL)**




# PM100CL1A060

FLAT-BASE TYPE  
INSULATED PACKAGE


**SWITCHING LOSS CHARACTERISTICS (TYPICAL)**




**DIODE REVERSE RECOVERY CHARACTERISTICS (TYPICAL)**




**SWITCHING RECOVERY LOSS CHARACTERISTICS (TYPICAL)**




**Id VS. fc CHARACTERISTICS (TYPICAL)**



**UV TRIP LEVEL VS. Tj CHARACTERISTICS (TYPICAL)**



**SC TRIP LEVEL VS. Tj CHARACTERISTICS (TYPICAL)**





# PM100CL1A060

FLAT-BASE TYPE  
INSULATED PACKAGE

