


**PM10CNJ060**FLAT-BASE TYPE  
INSULATED PACKAGE**PM10CNJ060**

- 3 phase IGBT (10A/600V) inverter output
- Monolithic gate drive & protection logic circuit
- Protection logic
  - Over circuit (OC)
  - Short circuit (SC)
  - Over temperature (OT)
  - Under voltage lock-out (UV)

• UL Recognized      File No. E80271

Yellow Card No. E80276


**APPLICATION**

General purpose inverter, servo drives and other motor controllers

## PACKAGE OUTLINES

Dimensions in mm


[www.BDTIC.com/MITSUBISHI](http://www.BDTIC.com/MITSUBISHI)




## Terminal code

- |          |         |
|----------|---------|
| 1. VUPC  | 13. VNC |
| 2. NC    | 14. VN1 |
| 3. UP    | 15. UN  |
| 4. VUP1  | 16. VN  |
| 5. VVPC  | 17. WN  |
| 6. NC    | 18. FO  |
| 7. VP    | 19. P   |
| 8. VVP1  | 20. N   |
| 9. VWPC  | 21. U   |
| 10. NC   | 22. V   |
| 11. WP   | 23. W   |
| 12. VWP1 |         |

NC : No Connect



## INTERNAL FUNCTIONS BLOCK DIAGRAM



[WWW.BDTIC.COM/MITSUBISHI](http://WWW.BDTIC.COM/MITSUBISHI)

MAXIMUM RATINGS ( $T_j = 25^\circ\text{C}$ , unless otherwise noted)

## INVERTER PART

Symbol	Parameter	Condition	Ratings	Unit
V <sub>CES</sub>	Collector-Emitter Voltage	$V_D = 15V, V_{CIN} = 15V$	600	V
$\pm I_C$	Collector Current	$T_C = 25^\circ\text{C}$	10	A
$\pm I_{CP}$	Collector Current (Peak)	$T_C = 25^\circ\text{C}$	20	A
P <sub>C</sub>	Collector Dissipation	$T_C = 25^\circ\text{C}$	39	W
T <sub>j</sub>	Junction Temperature		-20 ~ +125*	°C

\*The item defines the maximum junction temperature for the power elements (IGBT/Diode) of the IPM to ensure safe operation. However, these power elements can endure junction temperature as high as 150°C instantaneously. To make use of this additional temperature allowance, a detailed study of the exact application conditions is required and, accordingly, necessary information is requested to be provided before use.


## CONTROL PART

Symbol	Parameter	Condition	Ratings	Unit
V <sub>D</sub>	Supply Voltage	Applied between : V <sub>UP1</sub> -V <sub>UPC</sub> , V <sub>VP1</sub> -V <sub>VPC</sub> , V <sub>WP1</sub> -V <sub>WPC</sub> , V <sub>N1</sub> -V <sub>NC</sub>	20	V
V <sub>CIN</sub>	Input Voltage	Applied between : UP-V <sub>UPC</sub> , VP-V <sub>VPC</sub> , WP-V <sub>WPC</sub> , UN • VN • WN-V <sub>NC</sub>	20	V
V <sub>FO</sub>	Fault Output Supply Voltage	Applied between : Fo-V <sub>NC</sub>	20	V
I <sub>FO</sub>	Fault Output Current	Sink current at Fo terminals	20	mA

**TOTAL SYSTEM**

Symbol	Parameter	Condition	Ratings	Unit
VCC(prot)	Supply Voltage Protected by SC	Vd = 13.5 ~ 16.5V, Inverter Part, Tj = 125°C Start	400	V
VCC(surge)	Supply Voltage	Applied between : P-N, Surge value	500	V
Tc	Module Case Operating Temperature	(Note-1)	-20 ~ +100	°C
Tstg	Storage Temperature		-40 ~ +125	°C
Viso	Isolation Voltage	60Hz, Sinusoidal Charged part to Base, AC 1 min.	2500	Vrms

(Note-1) Tc measurement point

**ELECTRICAL CHARACTERISTICS (Tj = 25°C, unless otherwise noted)****INVERTER PART**

Symbol	Parameter	Test Condition	Limits			Unit
			Min.	Typ.	Max.	
VCE(sat)	Collector-Emitter Saturation Voltage	Vd = 15V, IC = 10A VCIN = 0V, Pulsed (Fig. 1)	Tj = 25°C Tj = 125°C	—	1.8	2.5
VEC	FWDi Forward Voltage	—IC = 10A, Vd = 15V, VCIN = 15V	(Fig. 2)	—	1.8	3.0
ton	Switching Time	VD = 15V, VCIN = 0V↔15V VCC = 300V, IC = 10A Tj = 125°C, Inductive Load (Upper-Lower Arm)	(Fig. 3)	0.3	0.7	1.6
trr				—	0.15	0.5
tc(on)				—	0.3	1.0
toff				—	1.5	2.3
tc(off)				—	0.4	1.2
ICES	Collector-Emitter Cutoff Current	VCE = VCES, Vd = 15V	(Fig. 4)	Tj = 25°C Tj = 125°C	—	10
					—	mA

**PM10CNJ060**FLAT-BASE TYPE  
INSULATED PACKAGE**CONTROL PART**

Symbol	Parameter	Test Condition	Limits			Unit
			Min.	Typ.	Max.	
Id	Circuit Current	Vd = 15V, Vcin = 15V	Vn1-Vnc	—	18	25
			Vxp1-Vxpc	—	7	10
Vth(on)	Input ON Voltage	Applied between : Up-VUPC, Vp-VVPC, Wp-VWPC Un • Vn • Wn-Vnc	1.2	1.5	1.8	V
			1.7	2.0	2.3	V
OC	Over Current Trip Level	—20 ≤ Tj ≤ 125°C, Vd = 15V (Fig. 5,6)	12	18	—	A
SC	Short Circuit Trip Level	—20 ≤ Tj ≤ 125°C, Vd = 15V (Fig. 5,6)	—	27	—	A
tOFF(OC)	Over Current Delay Time	Vd = 15V (Fig. 5,6)	—	10	—	μs
OT	Over Temperature protection	Vd = 15V	Trip level	100	110	120
			Reset level	—	90	—
UV	Supply Circuit Under-Voltage Protection	—20 ≤ Tj ≤ 125°C	Trip level	11.5	12.0	12.5
			Reset level	—	12.5	—
IFO(H)	Fault Output Current	Vd = 15V, Vcin = 15V (Note-2)	—	—	0.01	mA
			—	10	15	mA
tFO	Minimum Fault Output Pulse Width	Vd = 15V (Note-2)	1.0	1.8	—	ms

(Note-2) Fault output is given only when the internal SC, OT &amp; UV protections schemes of either upper or lower arm device operate to protect it.

**THERMAL RESISTANCES**

Symbol	Parameter	Test Condition	Limits			Unit
			Min.	Typ.	Max.	
Rth(j-c)Q	Junction to case Thermal Resistances	Inverter IGBT part (per 1/6 module)	—	—	3.2	°C/W
		Inverter FWDi part (per 1/6 module)	—	—	4.5	°C/W
Rth(c-f)	Contact Thermal Resistance	Close to fin, (per 1 module) Thermal grease applied	—	—	0.5	°C/W

**MECHANICAL RATINGS AND CHARACTERISTICS**

Symbol	Parameter	Test Condition	Limits			Unit	
			Min.	Typ.	Max.		
—	Mounting torque	Mounting part	screw : M4	0.98	1.18	1.47	N•m
				10	12	15	kg•cm
—	Weight	—	—	60	—	g	



**RECOMMENDED CONDITIONS FOR USE**

Symbol	Parameter	Test Condition	Recommended value	Unit
Vcc	Supply Voltage	Applied across P-N terminals (Fig. 3)	≤ 400	V
Vd	Control Supply Voltage	Applied between : VUP1-VUPC, VVP1-VVPC VWP1-VWPC, VN1-VNC (Note-3)	15 ± 1.5	V
VCIN(ON)	Input ON Voltage	Applied between : Up-VUPC, Vp-VVPC, Wp-VWPC	≤ 0.8	V
VCIN(OFF)	Input OFF Voltage	UN • Vn • Wn-Vnc	≥ 4.0	V
fPWM	PWM Input Frequency	Using Application Circuit of Fig. 8	≤ 15	kHz
tdead	Arm Shoot-through Blocking Time	For IPM's each input signals (Fig. 7)	≥ 2	μs


(Note-3) With ripple satisfying the following conditions  
dv/dt swing ≤ ±5V/μs, Variation ≤ 2V peak to peak

## PRECAUTIONS FOR TESTING







1. Before applying any control supply voltage ( $V_D$ ), the input signals should be low level.  
After this, each input signal should be set to the specified ON and OFF level.
2. When performing "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above  $V_{CC(surge)}$  rating of the device.  
(These test should not be done by using a curve tracer or its equivalent.)



a) Lower Arm Switching



b) Upper Arm Switching






Fig. 8 Application Example Circuit

**NOTES FOR STABLE AND SAFE OPERATION :**

- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
- Fast switching opto-couplers :  $t_{PLH}, t_{PHL} \leq 0.8\mu s$ , Use High CMR type.
- Slow switching opto-coupler : CTR > 100%
- Use 4 isolated control power supplies (VD). Also, care should be taken to minimize the instantaneous voltage charge of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
- Use line noise filter capacitor (ex. 4.7nF) between each input AC line and ground to reject common-mode noise from AC line and improve noise immunity of the system.