PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

PS11037

FLAT-BASE TYPE
INSULATED TYPE

PS11037

INTEGRATED FUNCTIONS AND FEATURES

- 3 phase IGBT inverter bridge configured by the latest 3rd. generation IGBT and diode technology.
- Inverter output current capability I_O (Note 1):

Type Name	Motor Rating	I_O (100%)	I_O (150%; 60sec)
PS11037	3.7 kW/200V AC	17.0Arms	25.5Arms

(Note 1) : The inverter output current is assumed to be sinusoidal and the peak current value of each of the above loading cases is defined as : $I_{OP} = I_O \times \sqrt{2}$, $T_C < 100°C$

INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS:

- P-Side IGBTs : Drive circuit, high-level-shift circuit, bootstrap circuit supply scheme for Single Control-Power-Source drive, and under voltage (UV) protection.
- N-Side IGBTs : Drive circuit, DC-Link current sense and amplifier circuits for overcurrent protection, control-supply under-voltage protection (UV), and fault output (F_O) signaling circuit.
- Fault Output : N-side IGBT short circuit (SC), over-current (OC), and control supply under-voltage (UV).
- Inverter Analog Current Sense : N-Side IGBT DC-Link Current Sense.
- Input Interface : 5V CMOS/TTL compatible, Schmitt Trigger input, and Arm-Shoot-Through interlock protective function.

APPLICATION

Acoustic noise-less 3.7kW/200V AC Class 3 phase inverters, motor control applications, and motors with built-in small size inverter package

PACKAGE OUTLINES



Terminals Assignment

1	CBU+	21	P
2	CBU–	22	U
3	CBV+	23	V
4	CBV–	24	W
5	CBW+	25	N
6	CBW–		
7	VD		
8	UP		
9	VP		
10	WP		
11	UN		
12	VN		
13	WN		
14	FO		
15	Vamp		
16	GND		

(Fig. 1)

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

PS11037

FLAT-BASE TYPE
INSULATED TYPE

INTERNAL FUNCTIONS BLOCK DIAGRAM



(Fig. 2)

MAXIMUM RATINGS (Tj = 25°C)

INVERTER PART

Symbol	Item	Condition	Ratings	Unit
V_{CC}	Supply voltage	Applied between P-N	450	V
$V_{CC(surge)}$	Supply voltage (surge)	Applied between P-N, Surge-value	500	V
V_P or V_N	Each IGBT collector-emitter static voltage	Applied between P-U.V.W, U.V.W-N	600	V
$V_{P(S)}$ or $V_{N(S)}$	Each IGBT collector-emitter switching voltage	Applied between P-U.V.W, U.V.W-N (Pulse)	600	V
±Ic(±Icp)	Each IGBT collector current	Tc = 25°C, "( )" means Ic peak value	±50 (±100)	A

CONTROL PART

Symbol	Item	Ratings	Unit
V_D, V_{DB}	Supply voltage	–0.5 ~ 20	V
V_{CIN}	Input signal voltage	–0.5 ~ +7.5	V
V_{FO}	Fault output supply voltage	–0.5 ~ +7.5	V
I_{FO}	Fault output current	15	mA
I_{amp}	DC-Link IGBT current signal Amp output current	1	mA

PS11037

FLAT-BASE TYPE
INSULATED TYPE

TOTAL SYSTEM

Symbol	Item	Condition	Ratings	Unit
T_j	Junction temperature	(Note 2)	–20 ~ +125	°C
T_{stg}	Storage temperature	—	–40 ~ +125	°C
T_C	Module case operating temperature	(Fig. 3)	–20 ~ +100	°C
V_{ISO}	Isolation voltage	60 Hz sinusoidal AC applied between all terminals and the base plate for 1 minute.	2500	Vrms
—	Mounting torque	Mounting screw: M4	0.98 ~ 1.47	N·m

(Note 2) : The indicated values are specified considering the safe operation of all the parts within the ASIPM. The max. ratings for the ASIPM power chips (IGBT & FWDi) is Tj < 150.

CASE TEMPERATURE MEASUREMENT POINT



(Fig. 3)

THERMAL RESISTANCE

Symbol	Item	Condition	Ratings			Unit
			Min.	Typ.	Max.	
$R_{th(jc)Q}$	Junction to case Thermal Resistance	Inverter IGBT (1/6)	—	—	1.75	°C/W
$R_{th(jc)F}$		Inverter FWDi (1/6)	—	—	2.4	°C/W
$R_{th(c-f)}$	Contact Thermal Resistance	Case to fin thermal grease applied (1 Module)	—	—	0.05	°C/W

ELECTRICAL CHARACTERISTICS (Tj = 25°C, V_D = 15V, V_{DB} = 15V unless otherwise noted)

Symbol	Item	Condition	Ratings			Unit
			Min.	Typ.	Max.	
$V_{CE(sat)}$	Collector-emitter saturation voltage	Tj = 25°C, Input = ON, Ic = 50A, V_D = V_{DB} = 15V (Shunt voltage drop not included)	—	—	2.9	V
V_{EC}	FWDi forward voltage	Tj = 25°C, –Ic = 50A	—	—	2.9	V
ton	Switching times	1/2 Bridge inductive, Input = 5V ↔ 0V V_{CC} = 300V, Ic = 50A, Tj = 125°C V_D = 15V, V_{DB} = 15V Note: ton, toff include delay time of the internal control circuit.	0.3	0.6	1.5	µs
tc(on)			—	0.5	1.0	µs
toff			—	1.6	2.5	µs
tc(off)			—	0.5	1.2	µs
trr	FWDi reverse recovery time		—	0.12	—	µs
Short circuit endurance (Output, Arm, and Load, Short Circuit Modes)		@V_{CC} ≤ 400V, Input = 5V → 0V (One-Shot) –20°C ≤ Tj (start) ≤ 125°C, 13.5V ≤ V_D = V_{DB} ≤ 16.5V	• No destruction • F_O output by protection operation			
Switching SOA		@V_{CC} ≤ 400V, Input = 5V ↔ 0V, Tj ≤ 125°C Ic < OC trip level, 13.5V ≤ V_D = V_{DB} ≤ 16.5V	• No destruction • No protecting operation • No F_O output			

PS11037

FLAT-BASE TYPE
INSULATED TYPE

ELECTRICAL CHARACTERISTICS (Tj = 25°C, V_D = 15V, V_{DB} = 15V unless otherwise noted)

Symbol	Item		Condition		Ratings Min.	Ratings Typ.	Ratings Max.	Unit
I_D	Circuit current (Average)		Tj = 25°C, V_D = 15V, Vin = 5V		—	—	50	mA
I_{DB}	Circuit current (Average)		Tj = 25°C, V_D = V_{DB} = 15V, Vin = 5V		—	—	5	mA
$V_{th(on)}$	Input on threshold voltage				0.8	1.4	2.0	V
$V_{th(off)}$	Input off threshold voltage				2.5	3.0	4.0	V
R_i	Input pull-up resistor		Applied between input terminal-inside power supply		—	50	—	kΩ
f_{PWM}	PWM input frequency		T_C ≤ 100°C, Tj ≤ 125°C		—	10	15	kHz
t_{dead}	Arm shoot-through blocking time		Relates to corresponding inputs T_C = –20°C ~ +100°C (Note 3)		2.2	—	—	µs
t_{int}	Input interlock sensing		Relates to corresponding input (Fig. 6)		—	100	—	ns
$V_{amp(100\%)}$	Inverter DC-Link IGBT current sense voltage output signal		I_C = $I_{OP(100\%)}$	V_D = 15V	1.5	2.0	2.5	V
$V_{amp(200\%)}$			I_C = $I_{OP(200\%)}$	Tj = 25°C (Fig. 4)	3.0	4.0	5.0	V
$V_{amp(250\%)}$	Inverter DC-Link IGBT current sense voltage output limit		I_C = $I_{OP(250\%)}$	V_D = 15V	5.0	—	—	V
$V_{amp(0)}$			I_C = 0A	(Fig. 4)	—	50	100	mV
OC	Over current trip level		Tj = 25°C	(Fig. 5)	86.7	102	117	A
t_{OC}	Over current delay time		Tj = 25°C	(Fig. 5)	—	10	—	µs
SC	Short circuit trip level		Tj = 25°C	(Fig. 5)	—	181	—	A
t_{SC}	Short circuit delay time		Tj = 25°C	(Fig. 5)	—	2	—	µs
UV_D	Supply circuit under voltage protection	Trip level	–20°C~100°C		11.0	12.0	12.75	V
UV_{Dr}		Reset level			11.5	12.5	13.25	V
UV_{DB}		Trip level	T_C = Tj = 25°C		10.1	10.8	11.6	V
UV_{DBr}		Reset level			10.6	11.3	12.1	V
tdV		Delay time			—	10	—	µs
t_{FO}	Fault output pulse width		Tj = 25°C	(Note 4)	1.0	1.8	—	ms
$I_{FO(H)}$	Fault output current		Open collector output	(Note 4)	—	—	1	µA
$I_{FO(L)}$					—	—	15	mA

(Note 3) The dead-time has to be set externally by the CPU; it is not part of the ASIPM internal functions.
(Note 4) Fault output signaling is given only when the internal OC, SC & UV protection circuits are activated.
The OC, SC and UV protection (and fault output) operate for the lower arms only. The OC and SC protection Fault output is given in a pulse format while that of UV protection is maintained throughout the duration of the under-voltage condition.

RECOMMENDED OPERATING CONDITIONS

Symbol	Item	Condition	Ratings Min.	Ratings Typ.	Ratings Max.	Unit
V_{CC}	Supply voltage	Applied across P-N terminals	—	300	400	V
V_D	Supply voltage	Applied between V_D-GND	13.5	15.0	16.5	V
V_{DB}	Supply voltage	Applied between CBU+ & CBU–, CBV+ & CBV–, CBW+ & CBW–	13.5	15.0	16.5	V
ΔV_D, V_{DB}	Supply voltage ripple		–1	—	+1	V/µs
$V_{CIN(ON)}$	Input on voltage	Applied between UP • VP • WP • UN • VN • WN and GND	0	—	0.8	V
$V_{CIN(OFF)}$	Input off voltage		4.0	—	5.0	V
t_{dead}	Arm shoot-through blocking time	Relates to corresponding inputs	2.2	—	—	µs
T_C	Module case operating temperature		—	—	100	°C
f_{PWM}	PWM Input frequency	T_C ≤ 100°C, Tj ≤ 125°C	—	—	15	kHz
t_{XX}	Allowabel input on-pulse width		1	—	—	µs

INVERTER DC-LINK IGBT CURRENT ANALOGUE SIGNALING OUTPUT (TYPICAL)



(Fig. 4)

MITSUBISHI ELECTRIC

PS11037

FLAT-BASE TYPE
INSULATED TYPE

CURRENT ABNORMALITY PROTECTIVE FUNCTIONS



(Fig. 5)

Protection is achieved by monitoring and filtering the N-side DC-Bus current. When a current trip-level is exceeded, all the N-side IGBTs are intercepted (turned OFF) and a fault-signal is output. After the fault-signal output duration (1.8msec (typ.)@ 25°C), the interception is Reset at the following OFF input signal level (more than 4.0V).

ARM-SHOOT-THROUGH INTER-LOCK PROTECTIVE FUNCTION



(Fig. 6)

Description:

(1) During the ON-State of either of the upper-arm or the lower-arm IGBT, the inter-lock protection circuit blocks any erroneous ON pulses (resulting from input noise) from triggering the other arm IGBT and thus it prevents the arm-shoot-through situation.

(2) When two ON-signals are received for both the upper and the lower arms, the signal received first will be passed to the IGBT and the second signal will be blocked. The second signal will be passed to its corresponding IGBT immediately after the first signal is OFF.

Note: This protective function provides no fault signaling output.

Operation:

a1. P-side normal ON-signal ⇒ P-side IGBT gate turns ON.
a2. N-side erroneous ON-signal ⇒ N-side IGBT gate remains OFF.
a3. While P-side ON-signal remains ⇒ P-side IGBT gate remains ON.
a4. N-side normal ON-signal ⇒ N-side IGBT gate turns ON.
b1. N-side normal ON-signal ⇒ N-side IGBT gate turns ON.
b2. Simultaneous ON-signals ⇒ P-side IGBT gate remains OFF.
b3. N-side receives OFF-signal ⇒ N-side IGBT gate turns OFF.
b4. Immediately after (b3) ⇒ P-side IGBT gate turns ON.

RECOMMENDED I/O INTERFACE CIRCUIT

Note :
The parts shown dotted are to be used if noise filtering is required.



(Fig. 7)

MITSUBISHI ELECTRIC