

**PRELIMINARY**  
Notice: This is not a final specification.  
Some parametric limits are subject to change.

**PS11037**FLAT-BASE TYPE  
INSULATED TYPE**PS11037****INTEGRATED FUNCTIONS AND FEATURES**

- 3 phase IGBT inverter bridge configured by the latest 3rd. generation IGBT and diode technology.
- Inverter output current capability  $I_o$  (Note 1):

Type Name	Motor Rating	$I_o$ (100%)	$I_o$ (150%; 60sec)
PS11037	3.7 kW/200V AC	17.0Arms	25.5Arms


(Note 1) : The inverter output current is assumed to be sinusoidal and the peak current value of each of the above loading cases is defined as :  $I_{OP} = I_o \times \sqrt{2}$ ,  
 $T_c < 100^\circ\text{C}$

**INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS:**

- P-Side IGBTs : Drive circuit, high-level-shift circuit, bootstrap circuit supply scheme for Single Control-Power-Source drive, and under voltage (UV) protection.
- N-Side IGBTs : Drive circuit, DC-Link current sense and amplifier circuits for overcurrent protection, control-supply under-voltage protection (UV), and fault output (FO) signaling circuit.
- Fault Output : N-side IGBT short circuit (SC), over-current (OC), and control supply under-voltage (UV).
- Inverter Analog Current Sense : N-Side IGBT DC-Link Current Sense.
- Input Interface : 5V CMOS/TTL compatible, Schmitt Trigger input, and Arm-Shoot-Through interlock protective function.

**APPLICATION**


Acoustic noise-less 3.7kW/200V AC Class 3 phase inverters, motor control applications, and  
[www.BDTIC.com/MITSUBISHI](http://www.BDTIC.com/MITSUBISHI)

**PACKAGE OUTLINES**

(Fig. 1)

**PRELIMINARY**  
Notice: This is not a final specification.  
Some parametric limits are subject to change.

## INTERNAL FUNCTIONS BLOCK DIAGRAM



(Fig. 2)

[www.BDTIC.com/MITSUBISHI](http://www.BDTIC.com/MITSUBISHI)  
MAXIMUM RATINGS ( $T = 25^{\circ}\text{C}$ )  
INVERTER PART

Symbol	Item	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P-N	450	V
VCC(surge)	Supply voltage (surge)	Applied between P-N, Surge-value	500	V
VP or VN	Each IGBT collector-emitter static voltage	Applied between P-U.V.W, U.V.W-N	600	V
VP(S) or VN(S)	Each IGBT collector-emitter switching voltage	Applied between P-U.V.W, U.V.W-N (Pulse)	600	V
$\pm I_c(\pm I_{cp})$	Each IGBT collector current	$T_c = 25^{\circ}\text{C}$ , "( )" means $I_c$ peak value	$\pm 50 (\pm 100)$	A

## CONTROL PART


Symbol	Item	Ratings	Unit
Vd, VDB	Supply voltage	-0.5 ~ 20	V
Vcin	Input signal voltage	-0.5 ~ +7.5	V
Vfo	Fault output supply voltage	-0.5 ~ +7.5	V
ifo	Fault output current	15	mA
lamp	DC-Link IGBT current signal Amp output current	1	mA

**PRELIMINARY**  
Notice: This is not a final specification.  
Some parametric limits are subject to change.

**TOTAL SYSTEM**

Symbol	Item	Condition	Ratings	Unit
T <sub>j</sub>	Junction temperature	(Note 2)	-20 ~ +125	°C
T <sub>stg</sub>	Storage temperature	—	-40 ~ +125	°C
T <sub>c</sub>	Module case operating temperature	(Fig. 3)	-20 ~ +100	°C
V <sub>iso</sub>	Isolation voltage	60 Hz sinusoidal AC applied between all terminals and the base plate for 1 minute.	2500	Vrms
—	Mounting torque	Mounting screw: M4	0.98 ~ 1.47	N·m

(Note 2) : The indicated values are specified considering the safe operation of all the parts within the ASIPM. The max. ratings for the ASIPM power chips (IGBT & FWDi) is T<sub>j</sub> < 150.

**CASE TEMPERATURE MEASUREMENT POINT**

(Fig. 3)

**THERMAL RESISTANCE**

Symbol	Item	Condition	Ratings			Unit
			Min.	Typ.	Max.	
R <sub>th(jc)Q</sub>	Junction to case Thermal Resistance	Inverter IGBT (1/6)	—	—	1.75	°C/W
R <sub>th(jc)F</sub>	—	Inverter FWDi (1/6)	—	—	2.4	°C/W
R <sub>th(jc)C</sub>	Contact Thermal Resistance	Case to fin thermal grease applied (1 Module)	—	—	0.051	°C/W

**ELECTRICAL CHARACTERISTICS (T<sub>j</sub> = 25°C, V<sub>d</sub> = 15V, V<sub>db</sub> = 15V unless otherwise noted)**

Symbol	Item	Condition	Ratings			Unit
			Min.	Typ.	Max.	
V <sub>ce(sat)</sub>	Collector-emitter saturation voltage	T <sub>j</sub> = 25°C, Input = ON, I <sub>c</sub> = 50A, V <sub>d</sub> = V <sub>db</sub> = 15V (Shunt voltage drop not included)	—	—	2.9	V
V <sub>ec</sub>	FWDi forward voltage	T <sub>j</sub> = 25°C, -I <sub>c</sub> = 50A	—	—	2.9	V
t <sub>on</sub>	Switching times	1/2 Bridge inductive, Input = 5V ↔ 0V V <sub>cc</sub> = 300V, I <sub>c</sub> = 50A, T <sub>j</sub> = 125°C V <sub>d</sub> = 15V, V <sub>db</sub> = 15V  Note: ton, toff include delay time of the internal control circuit.	0.3	0.6	1.5	μs
t <sub>c(on)</sub>			—	0.5	1.0	μs
t <sub>off</sub>			—	1.6	2.5	μs
t <sub>c(off)</sub>			—	0.5	1.2	μs
t <sub>rr</sub>	FWDi reverse recovery time	—	—	0.12	—	μs
Short circuit endurance (Output, Arm, and Load, Short Circuit Modes)	@V <sub>cc</sub> ≤ 400V, Input = 5V → 0V (One-Shot) -20°C ≤ T <sub>j</sub> (start) ≤ 125°C, 13.5V ≤ V <sub>d</sub> = V <sub>db</sub> ≤ 16.5V	• No destruction • Fo output by protection operation				
Switching SOA	@V <sub>cc</sub> ≤ 400V, Input = 5V ↔ 0V, T <sub>j</sub> ≤ 125°C I <sub>c</sub> < OC trip level, 13.5V ≤ V <sub>d</sub> = V <sub>db</sub> ≤ 16.5V	• No destruction • No protecting operation • No Fo output				

**PRELIMINARY**  
Notice: This is not a final specification.  
Some parametric limits are subject to change.

ELECTRICAL CHARACTERISTICS ( $T_j = 25^\circ\text{C}$ ,  $V_D = 15\text{V}$ ,  $V_{DB} = 15\text{V}$  unless otherwise noted)


Symbol	Item	Condition	Ratings			Unit	
			Min.	Typ.	Max.		
$I_D$	Circuit current (Average)	$T_j = 25^\circ\text{C}$ , $V_D = 15\text{V}$ , $V_{in} = 5\text{V}$	—	—	50	mA	
$I_{DB}$	Circuit current (Average)	$T_j = 25^\circ\text{C}$ , $V_D = V_{DB} = 15\text{V}$ , $V_{in} = 5\text{V}$	—	—	5	mA	
$V_{th(on)}$	Input on threshold voltage		0.8	1.4	2.0	V	
$V_{th(off)}$	Input off threshold voltage		2.5	3.0	4.0	V	
$R_i$	Input pull-up resistor	Applied between input terminal-inside power supply	—	50	—	k $\Omega$	
$f_{PWM}$	PWM input frequency	$T_C \leq 100^\circ\text{C}$ , $T_j \leq 125^\circ\text{C}$	—	10	15	kHz	
$t_{dead}$	Arm shoot-through blocking time	Relates to corresponding inputs $T_C = -20^\circ\text{C} \sim +100^\circ\text{C}$ (Note 3)	2.2	—	—	$\mu\text{s}$	
$t_{int}$	Input interlock sensing	Relates to corresponding input (Fig. 6)	—	100	—	ns	
$V_{amp(100\%)}$	Inverter DC-Link IGBT current sense voltage output signal	$I_C = I_{OP}(100\%)$	$V_D = 15\text{V}$	1.5	2.0	2.5	V
$V_{amp(200\%)}$		$I_C = I_{OP}(200\%)$	$T_j = 25^\circ\text{C}$ (Fig. 4)	3.0	4.0	5.0	V
$V_{amp(250\%)}$	Inverter DC-Link IGBT current sense voltage output limit	$I_C = I_{OP}(250\%)$	$V_D = 15\text{V}$	5.0	—	—	V
$V_{amp(0)}$		$I_C = 0\text{A}$	(Fig. 4)	—	50	100	mV
$O_C$	Over current trip level	$T_j = 25^\circ\text{C}$	(Fig. 5)	86.7	102	117	A
$t_{OC}$	Over current delay time	$T_j = 25^\circ\text{C}$	(Fig. 5)	—	10	—	$\mu\text{s}$
$S_C$	Short circuit trip level	$T_j = 25^\circ\text{C}$	(Fig. 5)	—	181	—	A
$t_{SC}$	Short circuit delay time	$T_j = 25^\circ\text{C}$	(Fig. 5)	—	2	—	$\mu\text{s}$
$U_{VD}$	Supply circuit under voltage protection	Trip level		11.0	12.0	12.75	V
$U_{VDr}$		Reset level	$-20^\circ\text{C} \sim 100^\circ\text{C}$	11.5	12.5	13.25	V
$U_{VDB}$		Trip level		10.1	10.8	11.6	V
$U_{VDBr}$		Reset level		10.6	11.3	12.1	V
$t_{dV}$		Delay time		—	10	—	$\mu\text{s}$
$t_{FO}$	Fault output pulse width	$T_j = 25^\circ\text{C}$	(Note 4)	1.0	1.8	—	ms
$I_{FO(H)}$	Fault output current	Open collector output	(Note 4)	—	—	1	$\mu\text{A}$
$I_{FO(L)}$			(Note 4)	—	—	—	$\mu\text{A}$

Note 3: The dead-time needs to be set externally by the CPU; it is not part of the AS-PI internal function.  
Note 4: Fault output signal is given only when the internal OC, SC & UV protection circuits are activated.  
The OC, SC and UV protection (and fault output) operate for the lower arms only. The OC and SC protection Fault output is given in a pulse format while that of UV protection is maintained throughout the duration of the under-voltage condition.


## RECOMMENDED OPERATING CONDITIONS

Symbol	Item	Condition	Ratings			Unit
			Min.	Typ.	Max.	
$V_{CC}$	Supply voltage	Applied across P-N terminals	—	300	400	V
$V_D$	Supply voltage	Applied between $V_D$ -GND	13.5	15.0	16.5	V
$V_{DB}$	Supply voltage	Applied between $CBU+$ & $CBU-$ , $CBV+$ & $CBV-$ , $CBW+$ & $CBW-$	13.5	15.0	16.5	V
$\Delta V_D, V_{DB}$	Supply voltage ripple		-1	—	+1	V/ $\mu\text{s}$
$V_{CIN(ON)}$	Input on voltage	Applied between $UP \bullet VP \bullet WP \bullet UN \bullet VN \bullet WN$ and GND	0	—	0.8	V
$V_{CIN(OFF)}$	Input off voltage	GND	4.0	—	5.0	V
$t_{dead}$	Arm shoot-through blocking time	Relates to corresponding inputs	2.2	—	—	$\mu\text{s}$
$T_C$	Module case operating temperature		—	—	100	$^\circ\text{C}$
$f_{PWM}$	PWM Input frequency	$T_C \leq 100^\circ\text{C}$ , $T_j \leq 125^\circ\text{C}$	—	—	15	kHz
$t_{xx}$	Allowable input on-pulse width		1	—	—	$\mu\text{s}$

## INVERTER DC-LINK IGBT CURRENT ANALOGUE SIGNALING OUTPUT (TYPICAL)




(Fig. 4)

**CURRENT ABNORMALITY PROTECTIVE FUNCTIONS**

(Fig. 5)

Protection is achieved by monitoring and filtering the N-side DC-Bus current. When a current trip-level is exceeded, all the N-side IGBTs are intercepted (turned OFF) and a fault-signal is output. After the fault-signal output duration (1.8msec (typ.)@ 25°C), the interception is Reset at the following OFF input signal level (more than 4.0V).

**ARM-SHOOT-THROUGH INTER-LOCK PROTECTIVE FUNCTION**

(Fig. 6)

**Description:**

- (1) During the ON-State of either of the upper-arm or the lower-arm IGBT, the inter-lock protection circuit blocks any erroneous ON pulses (resulting from input noise) from triggering the other arm IGBT and thus it prevents the arm-shoot-through situation.
- (2) When two ON-signals are received for both the upper and the lower arms, the signal received first will be passed to the IGBT and the second signal will be blocked. The second signal will be passed to its corresponding IGBT immediately after the first signal is OFF.


**Note:** This protective function provides no fault signaling output.

**Operation:**

- |   |  |
|---|--|
| a1. P-side normal ON-signal $\Rightarrow$ P-side IGBT gate turns ON.          | b1. N-side normal ON-signal $\Rightarrow$ N-side IGBT gate turns ON.     |
| a2. N-side erroneous ON-signal $\Rightarrow$ N-side IGBT gate remains OFF.    | b2. Simultaneous ON-signals $\Rightarrow$ P-side IGBT gate remains OFF.  |
| a3. While P-side ON-signal remains $\Rightarrow$ P-side IGBT gate remains ON. | b3. N-side receives OFF-signal $\Rightarrow$ N-side IGBT gate turns OFF. |
| a4. N-side normal ON-signal $\Rightarrow$ N-side IGBT gate turns ON.          | b4. Immediately after (b3) $\Rightarrow$ P-side IGBT turns ON.           |

**RECOMMENDED I/O INTERFACE CIRCUIT**

Note :  
 The parts shown dotted  
 are to be used if noise  
 filtering is required.



(Fig. 7)