

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

PS11037

**FLAT-BASE TYPE
 INSULATED TYPE**

PS11037



INTEGRATED FUNCTIONS AND FEATURES

- 3 phase IGBT inverter bridge configured by the latest 3rd. generation IGBT and diode technology.
- Inverter output current capability I_o (Note 1):

Type Name	Motor Rating	I_o (100%)	I_o (150%; 60sec)
PS11037	3.7 kW/200V AC	17.0Arms	25.5Arms

(Note 1) : The inverter output current is assumed to be sinusoidal and the peak current value of each of the above loading cases is defined as : $I_{OP} = I_o \times \sqrt{2}$, $T_c < 100^\circ\text{C}$

INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS:


- P-Side IGBTs : Drive circuit, high-level-shift circuit, bootstrap circuit supply scheme for Single Control-Power-Source drive, and under voltage (UV) protection.
- N-Side IGBTs : Drive circuit, DC-Link current sense and amplifier circuits for overcurrent protection, control-supply under-voltage protection (UV), and fault output (Fo) signaling circuit.
- Fault Output : N-side IGBT short circuit (SC), over-current (OC), and control supply under-voltage (UV).
- Inverter Analog Current Sense : N-Side IGBT DC-Link Current Sense.
- Input Interface : 5V CMOS/TTL compatible, Schmitt Trigger input, and Arm-Shoot-Through interlock protective function.

APPLICATION

Acoustic noise-less 3.7kW/200V AC Class 3 phase inverters, motor control applications, and motors with built in small size inverter package

www.BDTIC.com/MITSUBISHI

PACKAGE OUTLINES




(Fig. 1)

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

PS11037

**FLAT-BASE TYPE
 INSULATED TYPE**



(Fig. 2)

www.BDTIC.com/MITSUBISHI

MAXIMUM RATINGS (Tc = 25°C)
INVERTER PART

Symbol	Item	Condition	Ratings	Unit
VCC	Supply voltage	Applied between P-N	450	V
VCC(surge)	Supply voltage (surge)	Applied between P-N, Surge-value	500	V
VP or VN	Each IGBT collector-emitter static voltage	Applied between P-U.V.W, U.V.W-N	600	V
VP(S) or VN(S)	Each IGBT collector-emitter switching voltage	Applied between P-U.V.W, U.V.W-N (Pulse)	600	V
±Ic(±Icp)	Each IGBT collector current	Tc = 25°C, "()" means Ic peak value	±50 (±100)	A

CONTROL PART

Symbol	Item	Ratings	Unit
VD, VDB	Supply voltage	-0.5 ~ 20	V
VCIN	Input signal voltage	-0.5 ~ +7.5	V
VFO	Fault output supply voltage	-0.5 ~ +7.5	V
IFO	Fault output current	15	mA
Iamp	DC-Link IGBT current signal Amp output current	1	mA

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

PS11037


**FLAT-BASE TYPE
 INSULATED TYPE**

TOTAL SYSTEM

Symbol	Item	Condition	Ratings	Unit
T _j	Junction temperature	(Note 2)	-20 ~ +125	°C
T _{stg}	Storage temperature	—	-40 ~ +125	°C
T _c	Module case operating temperature	(Fig. 3)	-20 ~ +100	°C
Viso	Isolation voltage	60 Hz sinusoidal AC applied between all terminals and the base plate for 1 minute.	2500	Vrms
—	Mounting torque	Mounting screw: M4	0.98 ~ 1.47	N·m

(Note 2) : The indicated values are specified considering the safe operation of all the parts within the ASIPM. The max. ratings for the ASIPM power chips (IGBT & FWDi) is T_j < 150.

CASE TEMPERATURE MEASUREMENT POINT



THERMAL RESISTANCE

Symbol	Item	Condition	Ratings			Unit
			Min.	Typ.	Max.	
Rth(jc)Q	Junction to case Thermal Resistance	Inverter IGBT (1/6)	—	—	1.75	°C/W
Rth(jc)F	Junction to case Thermal Resistance	Inverter FWDi (1/6)	—	—	2.4	°C/W
Rth(c)F	Contact Thermal Resistance	Case to fin thermal grease applied (1 Module)	—	—	0.05	°C/W

www.BDTIC.com/MITSUBISHI

ELECTRICAL CHARACTERISTICS (T_j = 25°C, V_D = 15V, V_{DB} = 15V unless otherwise noted)

Symbol	Item	Condition	Ratings			Unit
			Min.	Typ.	Max.	
V _{CE(sat)}	Collector-emitter saturation voltage	T _j = 25°C, Input = ON, I _c = 50A, V _D = V _{DB} = 15V (Shunt voltage drop not included)	—	—	2.9	V
V _{EC}	FWDi forward voltage	T _j = 25°C, -I _c = 50A	—	—	2.9	V
ton	Switching times	1/2 Bridge inductive, Input = 5V ↔ 0V V _{CC} = 300V, I _c = 50A, T _j = 125°C V _D = 15V, V _{DB} = 15V Note: ton, toff include delay time of the internal control circuit.	0.3	0.6	1.5	μs
tc(on)			—	0.5	1.0	μs
toff			—	1.6	2.5	μs
tc(off)			—	0.5	1.2	μs
trr	FWDi reverse recovery time		—	0.12	—	μs
Short circuit endurance (Output, Arm, and Load, Short Circuit Modes)		@V _{CC} ≤ 400V, Input = 5V → 0V (One-Shot) -20°C ≤ T _j (start) ≤ 125°C, 13.5V ≤ V _D = V _{DB} ≤ 16.5V	<ul style="list-style-type: none"> No destruction FO output by protection operation 			
Switching SOA		@V _{CC} ≤ 400V, Input = 5V ↔ 0V, T _j ≤ 125°C I _c < OC trip level, 13.5V ≤ V _D = V _{DB} ≤ 16.5V	<ul style="list-style-type: none"> No destruction No protecting operation No FO output 			

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

PS11037

**FLAT-BASE TYPE
 INSULATED TYPE**

ELECTRICAL CHARACTERISTICS (Tj = 25°C, Vd = 15V, VDB = 15V unless otherwise noted)


Symbol	Item	Condition	Ratings			Unit
			Min.	Typ.	Max.	
ID	Circuit current (Average)	Tj = 25°C, Vd = 15V, Vin = 5V	—	—	50	mA
IDB	Circuit current (Average)	Tj = 25°C, Vd = VDB = 15V, Vin = 5V	—	—	5	mA
Vth(on)	Input on threshold voltage		0.8	1.4	2.0	V
Vth(off)	Input off threshold voltage		2.5	3.0	4.0	V
Ri	Input pull-up resistor	Applied between input terminal-inside power supply	—	50	—	kΩ
fPWM	PWM input frequency	Tc ≤ 100°C, Tj ≤ 125°C	—	10	15	kHz
tdead	Arm shoot-through blocking time	Relates to corresponding inputs Tc = -20°C ~ +100°C (Note 3)	2.2	—	—	μs
tint	Input interlock sensing	Relates to corresponding input (Fig. 6)	—	100	—	ns
Vamp(100%)	Inverter DC-Link IGBT current sense voltage	Ic = IOP(100%) Vd = 15V	1.5	2.0	2.5	V
Vamp(200%)	output signal	Ic = IOP(200%) Tj = 25°C (Fig. 4)	3.0	4.0	5.0	V
Vamp(250%)	Inverter DC-Link IGBT current sense voltage	Ic = IOP(250%) Vd = 15V	5.0	—	—	V
Vamp(0)	output limit	Ic = 0A (Fig. 4)	—	50	100	mV
OC	Over current trip level	Tj = 25°C (Fig. 5)	86.7	102	117	A
tOC	Over current delay time	Tj = 25°C (Fig. 5)	—	10	—	μs
SC	Short circuit trip level	Tj = 25°C (Fig. 5)	—	181	—	A
tSC	Short circuit delay time	Tj = 25°C (Fig. 5)	—	2	—	μs
UVd	Supply circuit under voltage protection	Trip level	11.0	12.0	12.75	V
UVDr		Reset level	11.5	12.5	13.25	V
UVDB		Trip level	10.1	10.8	11.6	V
UVDBr		Reset level	10.6	11.3	12.1	V
tdV		Delay time	—	10	—	μs
tFO	Fault output pulse width	Tj = 25°C (Note 4)	1.0	1.8	—	ms
IFo(H)	Fault output current	Open collector output (Note 4)	—	—	1	μA
IFo(L)			—	—	—	—

Note 3: The dead-time has to be set externally by the CPU; it is not part of the ASPM internal functions.
 Note 4: Fault output signalings given only when the internal OC, SC & UV protection circuits are activated.
 The OC, SC and UV protection (and fault output) operate for the lower arms only. The OC and SC protection Fault output is given in a pulse format while that of UV protection is maintained throughout the duration of the under-voltage condition.

RECOMMENDED OPERATING CONDITIONS

Symbol	Item	Condition	Ratings			Unit
			Min.	Typ.	Max.	
VCC	Supply voltage	Applied across P-N terminals	—	300	400	V
Vd	Supply voltage	Applied between Vd-GND	13.5	15.0	16.5	V
VDB	Supply voltage	Applied between CBU+ & CBU-, CBV+ & CBV-, CBW+ & CBW-	13.5	15.0	16.5	V
ΔVd, VDB	Supply voltage ripple		-1	—	+1	V/μs
VCIN(ON)	Input on voltage	Applied between UP • VP • WP • UN • VN • WN and GND	0	—	0.8	V
VCIN(OFF)	Input off voltage		4.0	—	5.0	V
tdead	Arm shoot-through blocking time	Relates to corresponding inputs	2.2	—	—	μs
Tc	Module case operating temperature		—	—	100	°C
fPWM	PWM Input frequency	Tc ≤ 100°C, Tj ≤ 125°C	—	—	15	kHz
tXX	Allowabel input on-pulse width		1	—	—	μs

INVERTER DC-LINK IGBT CURRENT ANALOGUE SIGNALING OUTPUT (TYPICAL)



(Fig. 4)




PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

PS11037

**FLAT-BASE TYPE
 INSULATED TYPE**


CURRENT ABNORMALITY PROTECTIVE FUNCTIONS



(Fig. 5)

Protection is achieved by monitoring and filtering the N-side DC-Bus current. When a current trip-level is exceeded, all the N-side IGBTs are intercepted (turned OFF) and a fault-signal is output. After the fault-signal output duration (1.8msec (typ.) @ 25°C), the interception is Reset at the following OFF input signal level (more than 4.0V).

ARM-SHOOT-THROUGH INTER-LOCK PROTECTIVE FUNCTION



(Fig. 6)

www.BDTIC.com/MITSUBISHI

Description:

- (1) During the ON-State of either of the upper-arm or the lower-arm IGBT, the inter-lock protection circuit blocks any erroneous ON pulses (resulting from input noise) from triggering the other arm IGBT and thus it prevents the arm-shoot-through situation.
- (2) When two ON-signals are received for both the upper and the lower arms, the signal received first will be passed to the IGBT and the second signal will be blocked. The second signal will be passed to its corresponding IGBT immediately after the first signal is OFF.


Note: This protective function provides no fault signaling output.

Operation:

- a1. P-side normal ON-signal ⇒ P-side IGBT gate turns ON.
- a2. N-side erroneous ON-signal ⇒ N-side IGBT gate remains OFF.
- a3. While P-side ON-signal remains ⇒ P-side IGBT gate remains ON.
- a4. N-side normal ON-signal ⇒ N-side IGBT gate turns ON.
- b1. N-side normal ON-signal ⇒ N-side IGBT gate turns ON.
- b2. Simultaneous ON-signals ⇒ P-side IGBT gate remains OFF.
- b3. N-side receives OFF-signal ⇒ N-side IGBT gate turns OFF.
- b4. Immediately after (b3) ⇒ P-side IGBT gate turns ON.

RECOMMENDED I/O INTERFACE CIRCUIT

Note :
 The parts shown dotted are to be used if noise filtering is required.



(Fig. 7)