TRANSFER-MOLD TYPE INSULATED TYPE

PS21267



INTEGRATED POWER FUNCTIONS

600V/30A low-loss CSTBTTM inverter bridge for three phase DC-to-AC power conversion

INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS


- For upper-leg IGBTs: Drive circuit, High voltage high-speed level shifting, Control supply under-voltage (UV) protection.
- For lower-leg IGBTs: Drive circuit, Control supply under-voltage protection (UV), Short circuit protection (SC).
- Fault signaling: Corresponding to an SC fault (Lower-side IGBT) or a UV fault (Lower-side supply).
- Input interface: 3, 5V line compatible. (High Active)
- UL Approved : Yellow Card No. E80276


APPLICATION

AC100V~200V_three-phase_inverter drive for small power Dimensions in mm NOTE 27×2.8(=75.6) TERMINAL CODE VN1 VNC CIN CFO FO UN VN WN P U V WN N 2.8±0.3 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. Heat sink side 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. VUFB VUFS VP VP1 VVFB VVFS WP VP1 VPC VWFB VWFS 34.9±0.5 Type name, Lot No. 2-ф4.5±0.2 13.4±0.€ 3.8±0.2 67±0. 0.8±0.2 (2.5) OTHERS TERMINAL 22, 26 OTHERS TERMINAL 1-2, 20-21 DETAIL C (21 pins t = 0.7) DETAIL B Heat sink side DETAIL A DETAIL D Note: All outer lead terminals are with Pb-free solder plating.



TRANSFER-MOLD TYPE INSULATED TYPE







TRANSFER-MOLD TYPE INSULATED TYPE

MAXIMUM RATINGS (Tj = 25°C, unless otherwise noted)

INVERTER PART

Symbol	Parameter	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P-N	450	V
VCC(surge)	Supply voltage (surge)	Applied between P-N	500	V
VCES	Collector-emitter voltage		600	V
±IC	Each IGBT collector current	Tc = 25°C	30	Α
±ICP	Each IGBT collector current (peak)	Tc = 25°C, less than 1ms	60	Α
Pc	Collector dissipation	Tc = 25°C, per 1 chip	55.5	W
Tj	Junction temperature	(Note 1)	-20~+125	°C


Note 1 : The maximum junction temperature rating of the power chips integrated within the DIP-IPM is 150° C (@ Tc $\leq 100^{\circ}$ C) however, to insure safe operation of the DIP-IPM, the average junction temperature should be limited to $T_{j(ave)} \leq 125^{\circ}$ C (@ Tc $\leq 100^{\circ}$ C).

CONTROL (PROTECTION) PART

Symbol	Parameter	Condition	Ratings	Unit
VD	Control supply voltage	Applied between VP1-VPC, VN1-VNC 20		V
VDB	Control supply voltage	Applied between Vurs-Vurs, Vvrs-Vvrs, Vwrs-Vwrs 20		V
VIN	Input voltage	Applied between UP, VP, WP-VPC, UN, VN, WN-VNC	-0.5~VD+0.5	V
VFO	Fault output supply voltage	Applied between Fo-VNC	-0.5~VD+0.5	V
IFO	Fault output current	Sink current at Fo terminal	1	mA
Vsc	Current sensing input voltage	Applied between CIN-VNC	-0.5~VD+0.5	V

70 4 5 	STEM BOT C	COM/MIT	SUB S	Unit
VCC(PROT)	Self protection supply voltage limit (short circuit protection capability)	$VD = 13.5 \sim 16.5 V$, Inverter part $T_j = 125 °C$, non-repetitive, less than 2 μs	400	V
Tc	Module case operation temperature	(Note 2)	-20~+100	°C
Tstg	Storage temperature		− 40~+125	°C
Viso	Isolation voltage	60Hz, Sinusoidal, AC 1 minute, connecting pins to heat-sink plate	2500	Vrms

Note 2 : To measurement point





TRANSFER-MOLD TYPE **INSULATED TYPE**

THERMAL RESISTANCE

Cumphal	Davamatav	Condition	Limits			Unit
Symbol Parameter	Condition		Тур.	Max.		
Rth(j-c)Q	Junction to case thermal	Inverter IGBT part (per 1/6 module)		_	1.80	°C/W
Rth(j-c)F	resistance (Note 3)	Inverter FWDi part (per 1/6 module)	_	_	3.00	°C/W
Rth(c-f)F	Contact thermal resistance Case to fin (per 1 module) thermal grease applied			_	0.067	°C/W

Note 3 : Grease with good thermal conductivity should be applied evenly with a thickness of about +100μm~+200μm on the contact surface of DIP-IPM and heat-sink.

ELECTRICAL CHARACTERISTICS (Tj = 25°C, unless otherwise noted) **INVERTER PART**

Symbol Parameter		Condition		Limits			Limit	
Symbol	Symbol Parameter		Condition		Тур.	Max.	Unit	
VCE(set)	Collector-emitter saturation	VD = VDB = 15V	Ic = 30A, Tj = 25°C	_	1.50	2.00	,, l	
VCE(Sat)	VCE(sat) Voltage	VIN = 5V	Ic = 30A, Tj = 125°C	_	1.50	2.00	V	
VEC	FWDi forward voltage	Tj = 25°C, -IC = 30A, VIN = 0V		_	1.50	2.00	V	
ton		Vcc = 300V, VD = VDB = 15V		0.65	1.25	1.85	μS	
trr				_	0.30	_	μS	
tc(on)	Switching times	IC = 30A, Tj = 125°C, VII	N = 0 ↔ 5V	_	0.30	0.50	μS	
toff		Inductive load (upper-lov	wer arm)	_	1.70	2.40	μS	
tc(off)				_	0.40	0.70	μS	
ICES	Collector-emitter cut-off	VCE = VCES	Tj = 25°C	_	_	1	mA	
ICES	current	VCE = VCES	Tj = 125°C	_	_	10	III/A	

CONTRO	FROTE TO I) FART	\mathbb{C}	· OI	m / M I T	SH	R	S	41
Symbol	Parameter	0.0	Col	ndition	Min	Limits	May	Unit
			Ī		Min.	Тур.	Max. 7.00	mA
		VD = VDB = 15V		of VP1-VPC, VN1-VNC				
ID	Circuit current	VIN = 5V	VUFB-	VUFS, VVFB-VVFS, VWFB-VWFS	_	_	0.55	mA
"	Circuit current	VD = VDB = 15V	Total o	f VP1-VPC, VN1-VNC	_	_	7.00	mA
	VIN = 0V	VUFB-\	VUFS, VVFB-VVFS, VWFB-VWFS	_	_	0.55	mA	
VFOH	Foult output voltage	Vsc = 0V, Fo circu	Vsc = 0V, Fo circuit pull-up to 5V with 10kΩ Vsc = 1V, IFO = 1mA		4.9	_	_	V
VFOL	Fault output voltage	Vsc = 1V, IFO = 1m			_	_	0.95	V
VSC(ref)	Short circuit trip level	Tc = -20~100°C, \	$Tc = -20 \sim 100 °C, VD = 15V$ (Note 4)		0.45	_	0.52	V
lin	Input current	VIN = 5V			1.0	1.5	2.0	mA
UVDBt				Trip level	10.0	_	12.0	V
UVDBr	Control supply under-voltage	T _i ≤ 125°C		Reset level	10.5	_	12.5	V
UVDt	protection	1]≤ 125 C		Trip level	10.3	_	12.5	V
UVDr				Reset level	10.8	_	13.0	V
tFO	Fault output pulse width	CFO = 22nF		(Note 5)	1.0	1.8	_	ms
Vth(on)	ON threshold voltage	Applied between LI	Applied between UP, VP, WP-VPC, UN, VN, WN-VNC		2.1	2.3	2.6	V
Vth(off)	OFF threshold voltage	Applied between 0	P, VP, V	VP-VPC, ON, VN, VVN-VNC	0.8	1.4	2.1	V

<sup>Note 4: Short circuit protection is functioning only at the low-arms. Please select the external shunt resistance such that the SC trip-level is less than 2.0 times of the collector current rating.

5: Fault signal is output when the low-arms short circuit or control supply under-voltage protective functions operate. The fault output pulse-width tFo depends on the capacitance value of CFO according to the following approximate equation: CFO = 12.2 × 10⁻⁶ × tFO [F].</sup>




TRANSFER-MOLD TYPE **INSULATED TYPE**

MECHANICAL CHARACTERISTICS AND RATINGS

Devementer	Con	Limits			Unit	
Parameter	Cor	Min.	Тур.	Max.	Unit	
Mounting torque	Mounting screw : M4 Recommended : 1.18 N·m		0.98	_	1.47	N·m
Weight		•	_	54	_	g
Heat-sink flatness	(Note 6)		-50	_	100	μm

Note 6:



RECOMMENDED OPERATION CONDITIONS

Symbol Parameter Condition				Recommended value			Llmia
Symbol	Symbol Farameter Condition		1	Min.	Тур.	Max.	Unit
Vcc	Supply vo ag ;	Applied between P-N		d	300	£00 .	V
M/M	ntrol su pprovolta je	Applied between VI 1-V c, VN I-		13 5	To 0	16.5	V
V.bB	Control supply voltage	Applied butween /U/D /UFS, /V	B-VVFS, VWF3-VWFS	13.	13.0	10.0	V
ΔV D, ΔV DB	Control supply variation			-1	_	1	V/μs
tdead	Arm shoot-through blocking time	For each input signal, Tc ≤ 100°	С	2	_	_	μS
fPWM	PWM input frequency	Tc ≤ 100°C, Tj ≤ 125°C		_	_	20	kHz
		VCC = 300V, VD = VDB = 15V,	fPWM = 5kHz	_	_	19.0	
lo	Allowable r.m.s. current	P.F = 0.8, sinusoidal PWM	fpwm = 15kHz			11.6	Arms
		Tc ≤ 100°C, Tj ≤ 125°C (Note 7)	IPWW = ISKHZ			11.0	
PWIN(on)			(Note 8)	0.3	_	_	
		200 ≤ VCC ≤ 350V,	Below rated current	1.5	_	_	
		$13.5 \le VD \le 16.5V$,	Bolow rated editions	1.5			
PWIN(off)	Minimum input pulse width	13.0 ≤ VDB ≤ 18.5V,	Between rated current and	3.0	_	_	μS
P VVIIN(OII)		-20°C ≤ TC ≤ 100°C,	1.7 times of rated current	0.0			
		N-line wiring inductance less than 10nH (Note 9)	Between 1.7 times and 2.0 times of rated current	3.6	_	_	
VNC	VNC variation	between VNC-N (including surge)	-5.0	_	5.0	V




Note 7: The Allowable r.m.s. current value depends on the actual application conditions.

8: Input signal with ON pulse width less than PWIN(on) might make no response.

9: IPM might make no response or response delay to next turn-on pulse if off-pulse width is less than PWIN(off). (Please refer to Fig. 4) Please refer to Fig. 9 for recommended wiring method too.


TRANSFER-MOLD TYPE INSULATED TYPE

Fig. 4 CURRENT OUTPUT WHEN INPUT SIGNAL IS LESS THAN ALLOWABLE MINIMUM INPUT PULSE WIDTH PWIN(off) (P-side only)



Real line \cdots off pulse width > PWIN(off); turn on time t1 Broken line \cdots off pulse width < PWIN(off); turn on time t2


Fig. 5 THE DIP-IPM INTERNAL CIRCUIT






TRANSFER-MOLD TYPE INSULATED TYPE

Fig. 6 PACKAGE OUTLINES (Long-pin type: PS21267-AP)






TRANSFER-MOLD TYPE INSULATED TYPE

Fig. 7 TIMING CHARTS OF THE DIP-IPM PROTECTIVE FUNCTIONS


[A] Short-Circuit Protection (Lower-arms only) (with external shunt resistor and CR connection)

- a1. Normal operation: IGBT ON and carrying current.
- a2. Short circuit current detection (SC trigger).
- a3. Hard IGBT gate interrupt.
- a4. IGBT turns OFF.
- a5. Fo timer operation starts: The pulse width of the Fo signal is set by the external capacitor CFo.
- a6. Input "L": IGBT OFF state.
- a7. Input "H": IGBT ON state, but during the Fo signal active period the IGBT doesn't turn ON.
- a8. IGBT OFF in spite of "H" input.



[B] Under-Voltage Protection (Lower-arm, UVD)

- b1. Control supply voltage rises: After the voltage reaches UVDr level, the circuits start to operate when the next input is applied.
- b2. Normal operation: IGBT ON and carrying current.
- b3. Under voltage trip (UVDt).
- b4. IGBT OFF in spite of control input condition.
- b5. Fo operation starts. The minimum pulse width of Fo is set by the external capacitor CFo, and Fo outputs continuously during UV period.
- b6. Under voltage reset (UVDr).
- b7. Normal operation: IGBT ON and carrying current.





TRANSFER-MOLD TYPE **INSULATED TYPE**

[C] Under-Voltage Protection (Upper-arm, UVDB)

- c1. Control supply voltage rises: Operation starts soon after UVDBr. c2. Normal operation: IGBT ON and carrying current.
- c3. Under voltage trip (UVDBt).
- c4. IGBT OFF in spite of control input condition, but there is no Fo signal output.
- c5. Under voltage reset (UVDBr).
- c6. Normal operation: IGBT ON and carrying current.






Fig. 8 RECOMMENDED MCU I/O INTERFACE CIRCUIT



Note: RC coupling at each input (parts shown dotted) might change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The DIP-IPM input signal section integrates a 2.5kΩ(min) pull-down resistor. Therefore, if using external RC filter, pay attention to satisfy the turn-on/off threshold voltage requirement.


Fig. 9 RECOMMENDED WIRING OF SHUNT RESISTOR





TRANSFER-MOLD TYPE INSULATED TYPE

Fig. 10 EXAMPLE OF TYPICAL DIP-IPM APPLICATION CIRCUIT



- Note 1: To prevent the input signals oscillation, the wiring of each input should be as short as possible. (Less than 2-3cm)
 - 2: By virtue of integrating an application specific type HVIC inside the module, direct coupling to MCU terminals without any opto-coupler or transformer isolation is possible.
 - 3: FO output is open drain type. This signal line should be pulled up to the positive side of the 5V power supply with approximately 10kΩ resistor.
 - 4: Fo output pulse width is determined by the external capacitor between CFO and VNc terminals (CFO). (Example : CFO = 22nF → tFO = 1.8ms (typ.))
 - 5: The logic of input signal is high-active. The DIP-IPM input signal section integrates a 2.5kΩ (min) pull-down resistor. If using external RC filter, pay attention to satisfy the turn-on/off threshold voltage requirement.
 - 6: To prevent malfunction of protection, the wiring of A, B, C should be as short as possible.
 - 7: Please set the R1C5 time constant in the range 1.5~2µs.
 - 8: Each capacitor should be located as nearby the pins of the DIP-IPM as possible.
 - 9: To prevent surge destruction, the wiring between the smoothing capacitor and the P, N1 pins should be as short as possible. Approximately a 0.1~0.22μF snubber capacitor between the P-N1 pins is recommended.
 - 10: To prevent ICs from surge destruction, it is recommended to insert a Zener diode (24V, 1W) between each control supply terminals.

