

MITSUBISHI SEMICONDUCTOR < Dual-In-Line Package Intelligent Power Module>

PS22052

TRANSFER-MOLD TYPE INSULATED TYPE





### APPLICATION





TRANSFER-MOLD TYPE INSULATED TYPE







TRANSFER-MOLD TYPE INSULATED TYPE

### **MAXIMUM RATINGS** (T<sub>j</sub> = $25^{\circ}$ C, unless otherwise noted) **INVERTER PART**

Symbol	Parameter	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P-NU, NV, NW	900	V
VCC(surge)	Supply voltage (surge)	Applied between P-NU, NV, NW	1000	V
VCES	Collector-emitter voltage		1200	V
±lc	Each IGBT collector current	Tc = 25°C	5	A
±Іср	Each IGBT collector current (peak)	Tc = 25°C, less than 1ms	10	A
Pc	Collector dissipation	Tc = 25°C, per 1 chip	38.3	W
Tj	Junction temperature	(Note 1)	-20~+125	°C

Note 1 : The maximum junction temperature rating of the power chips integrated within the DIP-IPM is 150°C (@ Tc ≤ 100°C) however, to ensure safe operation of the DIP-IPM, the average junction temperature should be limited to Tj(ave) ≤ 125°C (@ Tc ≤ 100°C).


### **CONTROL (PROTECTION) PART**

Symbol	Parameter	Condition	Ratings	Unit
Vd	Control supply voltage	Applied between VP1-VPC, VN1-VNC	20	V
Vdb	Control supply voltage	Applied between VUFB-VUFS, VVFB-VVFS, VWFB-VWFS	20	V
VIN	Input voltage	Applied between UP, VP, WP-VPC, UN, VN, WN-VNC	-0.5~VD+0.5	V
Vfo	Fault output supply voltage	Applied between FO-VNC	-0.5~VD+0.5	V
IFO	Fault output current	Sink current at Fo terminal	1	mA
Vsc	Current sensing input voltage	Applied between CIN-VNC	-0.5~VD+0.5	V

## 

<b>, , , , , , , , , ,</b>				· · · · ·
VCC(PROT)	Self protection supply voltage limit (short circuit protection capability)	$V_D = 13.5 \sim 16.5 V$ , Inverter part T <sub>j</sub> = 125°C, non-repetitive, less than 2 µs	800	v
Тс	Module case operation temperature	(Note 2)	-20~+100	°C
Tstg	Storage temperature		-40~+125	°C
Viso	Isolation voltage	60Hz, Sinusoidal, AC 1 minute, connection pins to heat-sink plate	2500	Vrms

### Note 2 : TC MEASUREMENT POINT





### TRANSFER-MOLD TYPE INSULATED TYPE

### THERMAL RESISTANCE

Cumhal	Deveneter	Condition	Limits			Unit
Symbol Parameter		Condition		Тур.	Max.	
Rth(j-c)Q	Junction to case thermal Inverter IGBT part (per 1/6 module)		—	—	2.61	°C/W
Rth(j-c)F	resistance	Inverter FWDi part (per 1/6 module)	—	—	3.18	°C/W
Rth(c-f)	Contact thermal resistance (Note 3)	Case to fin, (per 1 module) thermal grease applied	_	_	0.047	°C/W

Note 3: Grease with good thermal conductivity and long-term endurance should be applied evenly with about +100µm~+200µm on the contacting surface of DIP-IPM and heat-sink.

### **ELECTRICAL CHARACTERISTICS** (Tj = $25^{\circ}$ C, unless otherwise noted) **INVERTER PART**

Ourseland.	Demension		Condition		Limits		
Symbol	Parameter				Тур.	Max.	Unit
Collector-emitter saturation		VD = VDB = 15V	Tj = 25°C	—	2.7	3.4	
VCE(sat)	voltage VIN	VIN = 5V, IC = 5A	Tj = 125°C	—	2.5	3.2	V
VEC	FWDi forward voltage	-IC = 5A, VIN = 0V		—	2.4	2.9	V
ton				0.8	1.5	2.2	μs
trr	VCC = 600V, VD = VDI		DB = 15V	—	0.2	—	μs
tc(on)	Switching times	IC = 5A, Tj = 125°C,	IC = 5A, Tj = 125°C, VIN = $0 \leftrightarrow 5V$		0.4	0.7	μs
toff		Inductive load (uppe	r-lower arm)	—	2.8	3.8	μs
tc(off)				—	0.4	0.7	μs
ICES	Collector-emitter cut-off		Tj = 25°C	—	_	1	mA
1013	current	VCE = VCES	Ti = 125°C	_		10	1 IIIA

# CONTROLATION FROTE TO DATE C. COM/MITSUBISH

Symbol	Parameter	Condition					Unit								
Symbol	Falailletei		Condition		Min.	Тур.	Max.	Unit							
		VD = VDB = 15V	Total of	f Vp1-Vpc, Vn1-Vnc	—	—	3.70	mA							
ID	Circuit current	VIN = 5V	VUFB-V	/UFS, VVFB-VVFS, VWFB-VWFS	s —	—	1.30	mA							
		VD = VDB = 15V	Total of	f Vp1-Vpc, Vn1-Vnc	—	_	3.50	mA							
		VIN = 0V	VUFB-V	UFS, VVFB-VVFS, VWFB-VWF8	s —	_	1.30	mA							
VFOH	- Fault output voltage	VSC = 0V, Fo circu	Vsc = 0V, Fo circuit pull-up to 5V with $10k\Omega$ Vsc = 1V, IFo = 1mA		4.9	_	_	V							
VFOL	Fault output voltage	VSC = 1V, IFO = 1m			—	—	1.10	V							
VSC(ref)	Short circuit trip level	T <sub>j</sub> = 25°C, VD = 15V (Note 4)		0.43	0.48	0.53	V								
lin	Input current	VIN = 5V	VIN = 5V		0.7	1.5	2.0	mA							
UVDBt				Trip level	10.0	_	12.0	V							
UVDBr	Supply circuit under-voltage	Ti ≤ 125°C		Reset level	10.5	—	12.5	V							
UVDt	protection	1j≤125℃	1]≤125 €	IJ ≥ 125 C	IJ≦ 125 C	IJ ≥ 125 C	1j≤125 0	IJ≤ 125 C	1]≤125.0		Trip level	10.3	—	12.5	V
UVDr				Reset level	10.8	_	13.0	V							
tFO	Fault output pulse width	CFO = 22nF		(Note 5)	1.6	2.4	—	ms							
Vth(on)	ON threshold voltage			2.0	3.0	4.2	V								
Vth(off)	OFF threshold voltage		Applied between UP, VP, WP-VPC, UN, VN, WN-VNC		0.8	1.4	2.0	V							

Note 4: Short circuit protection is functioning only at the low-arms. Please select the value of the external shunt resistor such that the SC triplevel is less than 1.7 times device current rating.

5: Fault signal is output when the low-arms short circuit or control supply under-voltage protective functions operate. The fault output pulse-width tFO depends on the capacitance value of CFO according to the following approximate equation : CFO = 9.3 × 10<sup>-6</sup> × tFO [F].




**TRANSFER-MOLD TYPE INSULATED TYPE** 

### MECHANICAL CHARACTERISTICS AND RATINGS

Deremeter	Con	Limits			Unit	
Parameter	Con	dition	Min. Typ. Max.			Unit
Mounting torque	Mounting screw : M4 Recommended 1.18 N·m		0.98	—	1.47	N∙m
Weight			—	77	—	g
Heat-sink flatness	(Note 6)		-50		100	μm

### Note 6: Measurement point of heat-sink flatness



#### PECOMMENDED OPERATION CONDITIONS COM


Symbol		Condition			LIDIUS		Unit
Symbol	Farameter Condition		Min.	Тур.	Max.	Griit –	
Vcc	Supply voltage	Applied between P-NU, NV, NW		350	600	800	V
Vd	Control supply voltage	Applied between VP1-VPC, VN1-VNC		13.5	15.0	16.5	V
Vdb	Control supply voltage	Applied between VUFB-VUFS, VVFB-VV	/fs, Vwfb-Vwfs	13.5	15.0	16.5	V
$\Delta VD, \Delta VDB$	Control supply variation			-1	_	1	V/µs
tdead	Arm shoot-through blocking time	For each input signal, Tc ≤ 100°C		3.3		_	μs
fpwm	PWM input frequency	Tc ≤ 100°C, Tj ≤ 125°C		—	—	15	kHz
		VCC = 600V, VD = 15V, fC = 15kHz					
lo	Output r.m.s. current	P.F = 0.8, sinusoidal PWM		—	—	1.8	Arms
		Tj ≤ 125°C, Tc ≤ 100°C	(Note 7)				
PWIN(on)			(Note 8)	1.5	—	—	
	Minimum input pulse width	$350 \le Vcc \le 800V,$ $13.5 \le VD \le 16.5V,$ $13.5 \le VDB \le 16.5V,$	lc ≤ 5A	2.6	_	_	μs
PWIN(off)		$\label{eq:constraint} \begin{array}{ll} -20^\circ C \leq T c \leq 100^\circ C, \\ \mbox{N line wiring inductance less than} \\ \mbox{10nH} & (Note 9) \end{array}$	5 < lc ≤ 8.5A	2.8			
VNC	VNC variation	Between VNC-NU, NV, NW (including	surge)	-5.0	_	5.0	V

Note 7: The output r.m.s. current value depends on the actual application conditions.
8: DIP-IPM might not make response to the input on signal with pulse width less than PWIN (on).
9: DIP-IPM might not make response or work properly if the input off signal pulse width is less than PWIN (off).



TRANSFER-MOLD TYPE INSULATED TYPE

### Fig. 4 THE DIP-IPM INTERNAL CIRCUIT






TRANSFER-MOLD TYPE INSULATED TYPE

### Fig. 5 TIMING CHARTS OF THE DIP-IPM PROTECTIVE FUNCTIONS

[A] Short-Circuit Protection (Lower-arms only with the external shunt resistor and CR filter)


- a1. Normal operation : IGBT ON and carrying current.
- a2. Short circuit current detection (SC trigger).
- a3. IGBT gate hard interruption.
- a4. IGBT turns OFF.
- a5. Fo output with a fixed pulse width determined by the external capacitor CFO.
- a6. Input = "L" : IGBT OFF
- a7. Input = "H" :

a8. IGBT OFF state in spite of input "H".



### [B] Under-Voltage Protection (Lower-arm, UVD)

- b1. Control supply voltage rising : After the voltage level reaches UVDr, the circuits start to operate when next input is applied.
- b2. Normal operation : IGBT ON and carrying current.
- b3. Under voltage trip (UVDt).
- b4. IGBT OFF in spite of control input condition.
- b5. Fo keeps output during the UV period, however, Fo pulse is not less than the fixed width for very short UV interval.
- b6. Under voltage reset (UVDr).
- b7. Normal operation : IGBT ON and carrying current.







### **TRANSFER-MOLD TYPE INSULATED TYPE**

### [C] Under-Voltage Protection (Upper-side, UVDB)

- c1. Control supply voltage rises : After the voltage reaches UVDBr, the circuits start to operate when next input is applied. c2. Normal operation : IGBT ON and carrying current.
- c3. Under voltage trip (UVDBt).
- c4. IGBT OFF in spite of control input signal level, but there is no Fo signal output.
- c5. Under voltage reset (UVDBr)
- c6. Normal operation : IGBT ON and carrying current.




### Fig. 6 MCU I/O INTERFACE CIRCUIT



Note : RC coupling at each input (parts shown dotted) may change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The DIP-IPM input signal section integrates a  $2.5 k\Omega$ (min) pull-down resistor. Therefore, when using a external filtering resistor, pay attention to the turn-on threshold voltage requirement.


### Fig. 7 WIRING CONNECTION WITH 1 SHUNT RESISTOR



For 3 shunt resistors connection, please refer to Fig.9.



### **TRANSFER-MOLD TYPE INSULATED TYPE**



### Fig. 8 AN EXAMPLE OF TYPICAL DIP-IPM APPLICATION CIRCUT WITH 1 SHUNT RESISTOR C1:Tight tolerance temp-compensated electrolytic type

- Note 1: To avoid malfunction, the wiring of each input should be as short as possible. (less than 2-3cm)
  2: By virtue of integrating HVIC inside the module, direct coupling to MCU terminals without any opto-coupler or transformer isolation is possible.
  3: Fo output is open drain type. The signal line should be pulled up to the positive side of a 5V supply with an approximate 10kΩ resistor.
  - 4: Fo output pulse width (tFO) should be determined by connecting external capacitor C4 between CFO and VNC terminals. (Example :

  - 4: Fo output pulse wight (tro) should be determined by connecting control supervise or external supervises or external sup wiring pattern.

  - 8: All capacitors should be mounted as close to the terminals of the DIP-IPM as possible.
    9: To prevent surge destruction, the wiring between the smoothing capacitor and the P&N1 terminals should be as short as possible. Generally a 0.1~0.22µF snubber between the P&N1 terminals is recommended.
  - 10: It is recommended to insert a Zener diode (24V/1W) between each pair of control supply terminals to prevent surge destruction.
  - 11: To prevent LVIC from surge destruction, it is recommended to mount a fast recovery type diode between VNC and NU, NV, NW terminals.

### Fig. 9 EXAMPLE OF EXTERNAL PROTECTION CIRCUIT WITH 3 SHUNT RESISTORS

