


CM75RX-24A

- I_c 75A
- V_{CES} 1200V
- 7pack (3-phase Inverter + Brake)
- Flatbase Type / Insulated Package / Copper (non-plating) base plate
- RoHS Directive compliant

APPLICATION

General purpose Inverters, Servo Amplifiers

OUTLINE DRAWING & CIRCUIT DIAGRAM

HIGH POWER SWITCHING USE**ABSOLUTE MAXIMUM RATINGS ($T_j = 25^\circ\text{C}$, unless otherwise specified)****INVERTER PART**

Symbol	Parameter	Conditions	Rating	Unit
V _{CES}	Collector-emitter voltage	G-E Short	1200	V
V _{GES}	Gate-emitter voltage	C-E Short	±20	
I _C	Collector current	DC, $T_c = 93^\circ\text{C}$	(Note. 1)	A
I _{CRM}		Pulse	(Note. 4)	
P _C	Maximum collector dissipation	$T_c = 25^\circ\text{C}$	(Note. 1, 5)	W
I _E (Note.3)	Emitter current	$T_c = 25^\circ\text{C}$	(Note. 1)	75
I _{ERM} (Note.3)	(Free wheeling diode forward current)	Pulse	(Note. 4)	150


BRAKE PART

Symbol	Parameter	Conditions	Rating	Unit
V _{CES}	Collector-emitter voltage	G-E Short	1200	V
V _{GES}	Gate-emitter voltage	C-E Short	±20	
I _C	Collector current	DC, $T_c = 97^\circ\text{C}$	(Note. 1)	A
I _{CRM}		Pulse	(Note. 4)	
P _C	Maximum collector dissipation	$T_c = 25^\circ\text{C}$	(Note. 1, 5)	W
V _{RRM} (Note.3)	Repetitive peak reverse voltage		1200	V
I _F (Note.3)	Forward current	$T_c = 25^\circ\text{C}$	(Note. 1)	50
I _{FRM} (Note.3)		Pulse	(Note. 4)	100

MODULE

Symbol	Parameter	Conditions	Rating	Unit
T _j	Junction temperature		-40 ~ +150	°C
T _{stg}	Storage temperature		-40 ~ +125	
V _{iso}	Isolation voltage	Terminals to base plate, f = 60Hz, AC 1 minute	2500	Vrms
—	Base plate flatness	On the centerline X, Y (Note. 8)	±0 ~ +100	μm
—	Torque strength	Main terminals M5 screw	2.5 ~ 3.5	N·m
—	Torque strength	Mounting M5 screw	2.5 ~ 3.5	
—	Weight	(Typical)	330	g

Note. 8: The base plate flatness measurement points are in the following figure.



HIGH POWER SWITCHING USE**ELECTRICAL CHARACTERISTICS ($T_j = 25^\circ\text{C}$, unless otherwise specified)****INVERTER PART**

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
ICES	Collector cutoff current	VCE = VCES, VGE = 0V	—	—	1	mA
VGE(th)	Gate-emitter threshold voltage	IC = 7.5mA, VCE = 10V	6	7	8	V
IGES	Gate leakage current	$\pm VGE = VGES, VCE = 0V$	—	—	0.5	μA
VCE(sat)	Collector-emitter saturation voltage	IC = 75A, VGE = 15V (Note. 6)	$T_j = 25^\circ\text{C}$	—	2.0	2.6
			$T_j = 125^\circ\text{C}$	—	2.2	—
		IC = 75A, VGE = 15V	Chip	—	1.9	—
Cies	Input capacitance	VCE = 10V VGE = 0V (Note. 6)	—	—	11.5	nF
Coes	Output capacitance		—	—	1.0	
Cres	Reverse transfer capacitance		—	—	0.23	
QG	Total gate charge	VCC = 600V, IC = 75A, VGE = 15V	—	380	—	nC
td(on)	Turn-on delay time	VCC = 600V, IC = 75A $VGE = \pm 15V, RG = 4.3\Omega$ Inductive load (IE = 75A)	—	—	100	ns
tr	Turn-on rise time		—	—	50	
td(off)	Turn-off delay time		—	—	300	
tf	Turn-off fall time		—	—	600	
trr (Note.3)	Reverse recovery time		—	—	150	
Qrr (Note.3)	Reverse recovery charge		—	3	—	μC
VEC(Note.3)	Emitter-collector voltage	IE = 75A, VGE = 0V (Note. 6)	$T_j = 25^\circ\text{C}$	—	2.6	3.4
			$T_j = 125^\circ\text{C}$	—	2.16	—
		IE = 75A, VGE = 0V	Chip	—	2.5	—
Rth(j-c)Q	Thermal resistance (Note. 1) (Junction to case)	per IGBT	—	—	0.25	K/W
Rth(j-c)R		per free wheeling diode	—	—	0.40	
RGint	Internal gate resistance	TC = 25°C, per switch	—	0	—	Ω
RG	External gate resistance		4.1	—	41	

BRAKE PART

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
ICES	Collector cutoff current	VCE = VCES, VGE = 0V	—	—	1	mA
VGE(th)	Gate-emitter threshold voltage	IC = 5mA, VCE = 10V	6	7	8	V
IGES	Gate leakage current	$\pm VGE = VGES, VCE = 0V$	—	—	0.5	μA
VCE(sat)	Collector-emitter saturation voltage	IC = 50A, VGE = 15V (Note. 6)	$T_j = 25^\circ\text{C}$	—	2.0	2.6
			$T_j = 125^\circ\text{C}$	—	2.2	—
		IC = 50A, VGE = 15V	Chip	—	1.9	—
Cies	Input capacitance	VCE = 10V VGE = 0V (Note. 6)	—	—	8.5	nF
Coes	Output capacitance		—	—	0.75	
Cres	Reverse transfer capacitance		—	—	0.17	
QG	Total gate charge	VCC = 600V, IC = 50A, VGE = 15V	—	250	—	nC
Irrm(Note.3)	Repetitive peak reverse current	VR = VRM	—	—	1	mA
Vfm(Note.3)	Forward voltage drop	IF = 50A (Note. 6)	$T_j = 25^\circ\text{C}$	—	2.6	3.4
			$T_j = 125^\circ\text{C}$	—	2.16	—
		IF = 50A	Chip	—	2.5	—
Rth(j-c)Q	Thermal resistance (Note. 1) (Junction to case)	per IGBT	—	—	0.35	K/W
Rth(j-c)R		per Clamp diode	—	—	0.63	
RGint	Internal gate resistance	TC = 25°C	—	0	—	Ω
RG	External gate resistance		6.0	—	62	

HIGH POWER SWITCHING USE**NTC THERMISTOR PART**

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
R	Zero power resistance	T _C = 25°C	4.85	5.00	5.15	kΩ
ΔR	Deviation of resistance	T _C = 100°C, R ₁₀₀ = 493Ω	-7.3	—	+7.8	%
B(25/50)	B constant	Approximate by equation (Note. 7)	—	3375	—	K
P ₂₅	Power dissipation	T _C = 25°C	—	—	10	mW

MODULE

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
R _{th(c-f)}	Contact thermal resistance (Case to fin) (Note. 1)	Thermal grease applied per 1 module (Note. 2)	—	0.015	—	K/W

Note. 1: Case temperature (T_C), heat sink temperature (T_f) measured point is just under the chips. (Refer to the figure of the chip location.)

2: Typical value is measured by using thermally conductive grease of $\lambda = 0.9\text{W}/(\text{m}\cdot\text{K})$.

3: I_E, I_{ERM}, V_{EC}, t_r and Q_{rr} represent ratings and characteristics of the anti-parallel, emitter-collector free wheeling diode (FWDi).

I_F, I_{FRM}, V_F, V_{RRM} and I_{RRM} represent ratings and characteristics of the Clamp diode of Brake part.

4: Pulse width and repetition rate should be such that the device junction temperature (T_j) dose not exceed T_{jmax} rating.

5: Junction temperature (T_j) should not increase beyond 150°C.


6: Pulse width and repetition rate should be such as to cause negligible temperature rise.

(Refer to the figure of the test circuit for V_{CE(sat)} and V_{EC})

$$7: B(25/50) = \ln\left(\frac{R_{25}}{R_{50}}\right) / \left(\frac{1}{T_{25}} - \frac{1}{T_{50}}\right)$$


R₂₅: resistance at absolute temperature T₂₅ [K]; T₂₅ = 25 [°C] + 273.15 = 298.15 [K]

R₅₀: resistance at absolute temperature T₅₀ [K]; T₅₀ = 50 [°C] + 273.15 = 323.15 [K]


Chip Location (Top view)

Each mark points the center position of each chip. Tr**: IGBT, Di**: FWDi (DiBr: Clamp diode), Th: NTC thermistor


Jan. 2009

HIGH POWER SWITCHING USE


P side Inverter part Tr
(example of U arm)
 $V_{GE} = 0V(G_{vP}-E_{vP}, G_{wP}-E_{wP}, G_{vN}-E_{vN}, G_{wN}-E_{wN}, G_B-E_B)$




N side Inverter part Tr
(example of U arm)
 $V_{GE} = 0V(G_{vP}-E_{vP}, G_{wP}-E_{wP}, G_{vN}-E_{vN}, G_{wN}-E_{wN}, G_B-E_B)$




Br Tr
 $V_{GE} = 0V(G_{uP}-E_{uP}, G_{vP}-E_{vP}, G_{wP}-E_{wP}, G_{uN}-E_{uN}, G_{vN}-E_{vN}, G_{wN}-E_{wN})$

 $V_{CE(sat)}$ test circuit


P side Inverter part Di
(example of U arm)
 $V_{GE} = 0V(G_{vP}-E_{vP}, G_{wP}-E_{wP}, G_{vN}-E_{vN}, G_{wN}-E_{wN}, G_B-E_B)$




N side Inverter part Di
(example of U arm)
 $V_{GE} = 0V(G_{vP}-E_{vP}, G_{wP}-E_{wP}, G_{vN}-E_{vN}, G_{wN}-E_{wN}, G_B-E_B)$




Br Di
 $V_{GE} = 0V(G_{uP}-E_{uP}, G_{vP}-E_{vP}, G_{wP}-E_{wP}, G_{uN}-E_{uN}, G_{vN}-E_{vN}, G_{wN}-E_{wN})$

 V_{EC}/V_{FM} test circuit

Switching time test circuit and waveforms















tr, Qrr test waveform





Jan. 2009

PERFORMANCE CURVES



HIGH POWER SWITCHING USE

HIGH POWER SWITCHING USE

Jan. 2009