

**PM75CL1A120**

## **FLAT-BASE TYPE INSULATED PACKAGE**

**PM75CL1A120**



## FEATURE

## Inverter + Drive & Protection IC


- a) Adopting new 5th generation Full-Gate CSTBT™ chip
  - b) The over-temperature protection which detects the chip surface temperature of CSTBT™ is adopted.
  - c) Error output signal is possible from all each protection upper and lower arm of IPM.
  - d) Compatible L-series package.  
  - 3Ø 75A, 1200V Current-sense and temperature sense IGBT type inverter
  - Monolithic gate drive & protection logic
  - Detection, protection & status indication circuits for, short-circuit, over-temperature & under-voltage (P-Fo available from upper arm devices)
  - UL Recognized

## APPLICATION

General purpose inverter, servo drives and other motor controls

## PACKAGE OUTLINES

### **Dimensions in mm**




---

May 2009



## INTERNAL FUNCTIONS BLOCK DIAGRAM

MAXIMUM RATINGS ( $T_j = 25^\circ\text{C}$ , unless otherwise noted)

## INVERTER PART

Symbol	Parameter	Condition	Ratings	Unit
V <sub>CES</sub>	Collector-Emitter Voltage	$V_D = 15\text{V}$ , $V_{CIN} = 15\text{V}$	1200	V
$\pm I_C$	Collector Current	$T_c = 25^\circ\text{C}$	(Note-1) 75	A
$\pm I_{CP}$	Collector Current (Peak)	$T_c = 25^\circ\text{C}$	150	A
P <sub>c</sub>	Collector Dissipation	$T_c = 25^\circ\text{C}$	(Note-1) 595	W
T <sub>j</sub>	Junction Temperature		-20 ~ +150	°C

\*: Tc measurement point is just under the chip.

## CONTROL PART

Symbol	Parameter	Condition	Ratings	Unit
V <sub>D</sub>	Supply Voltage	Applied between : $V_{UP1}-V_{UPC}$ , $V_{VP1}-V_{VPC}$ , $V_{WP1}-V_{WPC}$ , $V_{N1}-V_{NC}$	20	V
V <sub>CIN</sub>	Input Voltage	Applied between : $U_P-V_{UPC}$ , $V_P-V_{VPC}$ , $W_P-V_{WPC}$ , $U_N \bullet V_N \bullet W_N-V_{NC}$	20	V
V <sub>FO</sub>	Fault Output Supply Voltage	Applied between : $UFO-V_{UPC}$ , $VFO-V_{VPC}$ , $WFo-V_{WPC}$ , $FO-V_{NC}$	20	V
I <sub>FO</sub>	Fault Output Current	Sink current at $UFO$ , $VFO$ , $WFo$ , $FO$ terminals	20	mA

**PM75CL1A120**FLAT-BASE TYPE  
INSULATED PACKAGE**TOTAL SYSTEM**

Symbol	Parameter	Condition	Ratings	Unit
VCC(prot)	Supply Voltage Protected by SC	Vd = 13.5 ~ 16.5V Inverter Part, Tj = +125°C Start	800	V
VCC(surge)	Supply Voltage (Surge)	Applied between : P-N, Surge value	1000	V
Tstg	Storage Temperature		-40 ~ +125	°C
Viso	Isolation Voltage	60Hz, Sinusoidal, Charged part to Base, AC 1 min.	2500	Vrms


**THERMAL RESISTANCES**

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
Rth(j-c)Q	Junction to case Thermal Resistances	Inverter IGBT part (per 1 element) (Note-1)	—	—	0.21	°C/W
		Inverter FWDi part (per 1 element) (Note-1)	—	—	0.36	
Rth(c-f)	Contact Thermal Resistance	Case to fin, (per 1 module) Thermal grease applied (Note-1)	—	—	0.038	

\* If you use this value, Rth(f-a) should be measured just under the chips.

(Note-1) Tc (under the chip) measurement point is below. (unit : mm)

axis	arm	UP		VP		WP		UN		VN		WN	
		IGBT	FWDi										
X		27.8	27.8	65.4	65.4	87.4	87.4	38.7	38.7	54.5	54.5	76.5	76.5
Y		-8.0	1.0	-8.0	1.0	-8.0	1.0	7.6	-1.4	7.6	-1.4	7.6	-1.4



Bottom view

**ELECTRICAL CHARACTERISTICS (Tj = 25°C, unless otherwise noted)****INVERTER PART**

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
VCE(sat)	Collector-Emitter Saturation Voltage	Vd = 15V, IC = 75A	—	1.65	2.15	V
		VCIN = 0V, Pulsed (Fig. 1)	—	1.85	2.35	
VEC	FWDi Forward Voltage	-IC = 75A, Vd = 15V, VCIN = 15V (Fig. 2)	—	2.3	3.3	V
ton	Switching Time	VD = 15V, VCIN = 0V → 15V VCC = 600V, IC = 75A Tj = 125°C Inductive Load (Fig. 3,4)	0.3	0.8	2.0	μs
			—	0.3	0.8	
			—	0.4	1.0	
			—	1.2	2.8	
			—	0.4	1.2	
ICES	Collector-Emitter Cutoff Current	VCE = VCES, Vd = 15V (Fig. 5)	Tj = 25°C	—	1	mA
			Tj = 125°C	—	10	

May 2009

**PM75CL1A120**FLAT-BASE TYPE  
INSULATED PACKAGE**CONTROL PART**

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
ID	Circuit Current	VD = 15V, VCIN = 15V	VN1-VNC	—	6	12
			V•P1-V•PC	—	2	4
Vth(ON)	Input ON Threshold Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN • VN • WN-VNC		1.2	1.5	1.8
				1.7	2.0	2.3
SC	Short Circuit Trip Level	—20 ≤ TJ ≤ 125°C, VD = 15V (Fig. 3,6)	150	—	—	A
t <sub>off</sub> (SC)	Short Circuit Current Delay Time	VD = 15V (Fig. 3,6)	—	0.2	—	μs
OT	Over Temperature Protection	Detect Temperature of IGBT chip	Trip level	135	—	—
			Hysteresis	—	20	—
UV	Supply Circuit Under-Voltage Protection	—20 ≤ TJ ≤ 125°C	Trip level	11.5	12.0	12.5
			Reset level	—	12.5	—
IFO(H)	Fault Output Current	VD = 15V, VCIN = 15V (Note-2)	—	—	0.01	mA
			—	10	15	mA
t <sub>FO</sub>	Minimum Fault Output Pulse Width	VD = 15V (Note-2)	1.0	1.8	—	ms

(Note-2) Fault output is given only when the internal SC, OT &amp; UV protections schemes of either upper or lower arm device operate to protect it.


**MECHANICAL RATINGS AND CHARACTERISTICS**

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
—	Mounting torque	Mounting part	screw : M5	2.5	3.0	3.5
		Main terminal part	screw : M5	2.5	3.0	3.5
—	Weight	—		—	380	g

**RECOMMENDED CONDITIONS FOR USE**

Symbol	Parameter	Condition	Recommended value	Unit
VCC	Supply Voltage	Applied across P-N terminals	≤ 800	V
VD	Control Supply Voltage	Applied between : VUPC, VVP1-VVPC VWP1-VWPC, VN1-VNC (Note-3)	15.0 ± 1.5	V
VCIN(ON)	Input ON Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC	≤ 0.8	V
VCIN(OFF)	Input OFF Voltage	UN • VN • WN-VNC	≥ 9.0	V
f <sub>PWM</sub>	PWM Input Frequency	Using Application Circuit of Fig. 8	≤ 20	kHz
t <sub>dead</sub>	Arm Shoot-through Blocking Time	For IPM's each input signals (Fig. 7)	≥ 2.5	μs

(Note-3) With ripple satisfying the following conditions: dv/dt swing ≤ ±5V/μs, Variation ≤ 2V peak to peak





May 2009




## PRECAUTIONS FOR TESTING

- Before applying any control supply voltage ( $V_D$ ), the input terminals should be pulled up by resistors, etc. to their corresponding supply voltage and each input signal should be kept off state.  
After this, the specified ON and OFF level setting for each input signal should be done.
- When performing "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above  $V_{CES}$  rating of the device.  
(These test should not be done by using a curve tracer or its equivalent.)



a) Lower Arm Switching



b) Upper Arm Switching




Fig. 3 Switching Time and SC Test Circuit




Fig. 4 Switching Time Test Waveform





Fig. 6 SC Test Waveform


1.5V: Input on threshold voltage  $V_{th(on)}$  typical value, 2V: Input off threshold voltage  $V_{th(off)}$  typical value

Fig. 7 Dead time measurement point example
















Fig. 8 Application Example Circuit

**NOTES FOR STABLE AND SAFE OPERATION ;**

- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
- Fast switching opto-couplers:  $t_{PLH}, t_{PHL} \leq 0.8\mu s$ , Use High CMR type.
- Slow switching opto-coupler:  $CTR > 100\%$
- Use 4 isolated control power supplies (VD). Also, care should be taken to minimize the instantaneous voltage change of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
- Use line noise filter capacitor (ex. 4.7nF) between each input AC line and ground to reject common-mode noise from AC line and improve noise immunity of the system.


May 2009

**PERFORMANCE CURVES**



**PM75CL1A120**FLAT-BASE TYPE  
INSULATED PACKAGE

**TRANSIENT THERMAL  
IMPEDANCE CHARACTERISTICS  
(TYPICAL)**



May 2009

