

Package: 8-Bump WLCSP, 3x3 Array, 1.58 mm x 1.57 mm




Features

- High Efficiency > 95%
- Transient Response < 25µs
- 650mA Load Current Capability
- Programmable Output Voltage
- Bypass FET
- Constant Switching Frequency
- V_{BAT} Range = 2.7V to 5.1V
- Over-Temperature Shutdown
- Over-Current Shutdown

Applications

- W-CDMA Handsets



Functional Block Diagram

Product Description

The RF6650 is a pulse width modulated (PWM), voltage-mode controlled DC-DC converter unit designed to supply power to a W-CDMA power amplifier. The output voltage is continuously programmable through the VSET analog input pin according to the transfer function $V_{OUT} = V_{SET} \times 2.5$. The converter has been optimized for high efficiency at light current load conditions, fast transient response times to meet W-CDMA 25µs slot-to-slot transition specifications, and low noise by maintaining a constant switching frequency, while supplying up to 650mA in PWM controlled or bypass modes. Bypass mode is automatically enabled when $V_{BAT} < 3.3V$ and $V_{SET} > 1.55V$. The converter is enabled when $V_{EN} > 1.3V$. The RF6650 is a 1.58mmx1.57mm, 8-bump, WLCSP device.

Ordering Information

RF6650 Power Management IC
 RF6650PCBA-410 Fully Assembled Evaluation Board

Optimum Technology Matching® Applied

- | | | | |
|--------------------------------------|--------------------------------------|---|-----------------------------------|
| <input type="checkbox"/> GaAs HBT | <input type="checkbox"/> SiGe BiCMOS | <input type="checkbox"/> GaAs pHEMT | <input type="checkbox"/> GaN HEMT |
| <input type="checkbox"/> GaAs MESFET | <input type="checkbox"/> Si BiCMOS | <input checked="" type="checkbox"/> Si CMOS | <input type="checkbox"/> RF MEMS |
| <input type="checkbox"/> InGaP HBT | <input type="checkbox"/> SiGe HBT | <input type="checkbox"/> Si BJT | <input type="checkbox"/> LDMOS |

RF MICRO DEVICES®, RFMD®, Optimum Technology Matching®, Enabling Wireless Connectivity™, PowerStar®, POLARIS™ TOTAL RADIO™ and UltimateBlue™ are trademarks of RFMD, LLC. BLUETOOTH is a trademark owned by Bluetooth SIG, Inc., U.S.A. and licensed for use by RFMD. All other trade names, trademarks and registered trademarks are the property of their respective owners. ©2006, RF Micro Devices, Inc.

Absolute Maximum Ratings

Parameter	Rating	Unit
Input Supply Voltage (V_{PWR}, V_{ANA})	-0.2 to +6.0	V
Analog Input (V_{SET}, V_{EN})	-0.2 to $V_{ANA}-0.2$	V
Ground Voltage	-0.2 to +0.2	V
Operating Ambient Temperature (T_A)	-30 to +85	°C
Storage Temperature (T_{STORE})	-40 to +150	°C



Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.

RoHS status based on EUDirective2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
Operating Conditions					See app schematic for component values. Typ: $V_{BAT}=3.6V, V_{EN}=1.3V, T_A=25^\circ C$. Min/max: $V_{BAT}=2.7V$ to $5.1V, T_A=-30^\circ C$ to $+85^\circ C$.
Supply Voltage	2.7	3.6	5.1	V	$V_{BAT}=V_{PWR}$ and V_{ANA} connected together
Output Load Current			650	mA	
Junction Temperature	-30		+125	°C	
Operating Temperature	-30		+85	°C	
General Specifications					
Quiescent Current		700	1400	µA	$V_{SET}=0V$, no load
Shut Down Current			20	µA	$V_{EN}=Low$
Logic High Input Threshold V_{IH}	1.3			V	V_{EN}
Logic Low Input Threshold V_{IL}			0.5	V	V_{EN}
Input Current			1	µA	V_{EN}, V_{SET}
Thermal Shutdown		160		°C	Rising temperature
		30		°C	Hysteresis
Over-Current Shutdown Trip Point		2.2		A	Full FET. $V_{OUT}=3.4V, V_{BAT}=4.2V$
		1.4		A	1/3 FET. $V_{OUT}=0.6V$.
DC Specifications					
V_{SET} Range	0.2		1.4	V	See note 1.
Transfer Function Gain (V_{OUT}/V_{SET})		2.50		V/V	$V_{OUT} \leq V_{BAT}-V_{DO}$
Efficiency		69		%	$V_{OUT}=0.6V, I_{OUT}=25mA$
		83		%	$V_{OUT}=0.8V, I_{OUT}=65mA$
		91		%	$V_{OUT}=1.5V, I_{OUT}=200mA$
		95		%	$V_{OUT}=3.4V, I_{OUT}=460mA, V_{BAT} \geq 4.2V$
FET Segmentation Threshold		0.45		V	Rising V_{SET} , activates all FETs. Full FET mode.
		0.35		V	Falling V_{SET} , disables 2/3 of the FETs, 1/3 FET mode.
Output Voltage Ripple		10		mV _{PP}	$V_{OUT}=1.5V$
Dropout Voltage (V_{DO})		170		mV	$V_{SET}=1.2V, V_{BAT}=3.0V, I_{OUT}=500mA$ Dropout= $V_{BAT}-V_{OUT}$
Load Regulation		5		mV/A	$V_{OUT}=3.0V, I_{OUT}=100mA$ to $500mA$
Line Regulation		2		mV/V	$V_{OUT}=3.0V, I_{OUT}=300mA, V_{BAT}=3.6V$ to $5.5V$

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
AC Specifications					
Switching Frequency		1.9		MHz	
V _{OUT} Startup Time			25	μs	V _{OUT} =0V to 0.6V±10%, I _{OUT} <1mA
V _{OUT} Response Time			25	μs	V _{OUT} =0V to 3.4V±10%, I _{OUT} <1mA, V _{BAT} ≥4.2V
			25	μs	V _{OUT} =0.6V to 3.4V±100mV, R _{LOAD} =5Ω, V _{BAT} ≥4.2V
			25	μs	V _{OUT} =3.4V to 0.6V±100mV, R _{LOAD} =25Ω, V _{BAT} ≥4.2V
SMPS to BYPASS Time			5	μs	V _{SET} =1.0V to 1.7V, I _{OUT} =460mA, V _{BAT} =3.0V. See note 2.
			20	μs	V _{BAT} =4.6V to 3.0V, I _{OUT} =460mA, V _{SET} =1.7V. See note 2.
BYPASS to SMPS Time			50	μs	V _{SET} =1.7V to 1.0V, I _{OUT} =460mA, V _{OUT} =3.0V
			50	μs	V _{BAT} =3.0V to 4.6V, I _{OUT} =460mA, V _{SET} =1.7V
Load Transient			100	mVpk	V _{OUT} =1.8V, I _{OUT} =20mA to 200mA, T _{RISE} =T _{FALL} =10μs
			50	mVpk	V _{OUT} =3.4V, I _{OUT} =400mA to 550mA, V _{BAT} =4.2V, T _{RISE} =T _{FALL} =10μs
Line Transient			40	mVpk	V _{OUT} =600mV, I _{OUT} =25mA, ΔV _{BAT} =600mV, T _{RISE} =T _{FALL} =10μs
			150	mVpk	V _{OUT} =3.4V, I _{OUT} =450mA, ΔV _{BAT} =600mV, T _{RISE} =T _{FALL} =10μs, V _{BAT} =4.2V
Bypass Specifications					
Resistance		150		mΩ	V _{SET} =1.7V, V _{BAT} =3.0V, I _{OUT} =500mA
Enable Trip Point (V _{SET})		1.55		V	Rising V _{SET} , I _{OUT} =500mA, V _{BAT} =3.0V
Enable Trip Point (V _{BAT})		3.3		V	Falling V _{BAT} , I _{OUT} =500mA, V _{SET} =1.7V
Disable Trip Point (V _{SET})		1.45		V	Falling V _{SET} , I _{OUT} =500mA, V _{BAT} =3.0V
Disable Trip Point (V _{BAT})		3.5		V	Rising V _{BAT} , I _{OUT} =500mA, V _{SET} =1.7V
Dropout Voltage		75		mV	V _{SET} =1.7V, V _{BAT} =3.0V, I _{OUT} =500mA Dropout=V _{BAT} -V _{OUT}
V _{OUT} Startup Time			15	μs	V _{SET} =0V to 1.7V, V _{BAT} =3.0V, I _{OUT} ≤1mA

Notes:






- The V_{SET} range under normal SMPS operation is 1.4V resulting in V_{OUT}=3.5V; however, the only limit to this value is imposed by the Absolute Maximum Rating of the VSET pin. This pin also is used to activate the bypass mode when supply voltage is low. For this reason, a value of V_{SET}=1.7V is often used in this specification to enable the bypass mode.
- Differences in timing result from capacitance on triggered pin. For example, V_{BAT} has greater capacitance as seen in the application schematic.



Bypass Control Table (both conditions must be met)

Mode	V _{SET}	V _{BAT}
Bypass Enable	>1.55V	<3.3V
Bypass Disable	<1.45V	>3.5V

FET Segmentation Control Table

Mode	V _{SET}
Full FET	>0.45V
1/3 FET	<0.35V







Pin	Function	Description
A1	VPWR	Supply used for the final output stage. Local 2.2μF decoupling capacitor required.
A2	LX	DC-DC Converter Switch Output. Connect to the filter inductor as recommended on application schematic.
A3	PGND	DC-DC Converter Power Ground.
B1	VEN	This pin enables the DC to DC converter.
B3	VSENS	Feedback node from the output. Connect to a point after the V _{OUT} inductor.
C1	AGND	Ground for the analog circuits. Isolate from PGND to help reduce noise.
C2	VSET	Analog reference input used to set the output voltage.
C3	VANA	Supply used for the analog circuitry inside the power management IC. Separate 2.2μF decoupling capacitor required.

Pin Out

3x3 array, 8 bumps. Bump diameter=0.300mm. Pitch=0.500mm. Die size=1.58mmx1.57mm=2.48mm².



Application Schematic



Notes:

1. The LC filter (power filter) consists of L1 and C1 near the DUT and the distributed capacitances C2 and C3 near the load. The main loop of L1 and C1 should be as small as possible with a large ground plane connecting C1 to the PGND pin. Capacitors C2 and C3 are placed at the VDD pins of the load and should also have a clear return path to PGND. The loop filter is designed to have a total capacitance of 4.2 μ F (C1=2.2 μ F, C2=1 μ F, C3=1 μ F).
2. Capacitors C2 and C3 are placed a small distance away from the DUT on the evaluation board to emulate the distributed effects of the trace resistance as would be expected in the application. If the evaluation board is used to power a separate board that contains decoupling capacitors on the VOUT trace, capacitors C2 and C3 should be removed or decreased in value so that the total capacitance is approximately 4.2 μ F.
3. A separate decoupling capacitor should be used for the VPWR and VANA pins. The current return path for the analog and power sections should be kept separate. To decrease the number of component types, a value of 2.2 μ F is selected. Additional 100 μ F decoupling capacitors are used on the evaluation board to more closely model a battery at the DUT. The 100 μ F capacitors will not be needed in a battery-supplied system.
4. The parasitic resistance of L1 and C1 should be kept within the limits $R_{ESRL} < 100$ m Ω , $R_{ESRC} = 10$ m Ω . Recommended components are given in the table below. Selecting alternate components will have an impact on the reported performance including, but not limited to, changes in the efficiency.

Application Schematic Components

Designator	Case Size	Quantity	Value	Manufacturer	Part Number
L1	2.5x2.0x1.0	1	2.2 μ H	Murata	LQM2HPN2R2MG0L
C1, C4, C5	0603	3	2.2 μ F	Murata	GRM188R61A225KE34D
C2, C3	0603	2	1 μ F	Taiyo Yuden	RMTMK107BJ105KA-T

Theory of Operation

DC-DC buck converter operation involves the stepping down of a higher battery voltage to a lower output voltage by alternately switching a PFET and NFET pair through an external LC filter. At a 2MHz switching frequency the PFET is enabled every 500ns. The duty cycle at the LX switching node, which is continuously variable from 0% to 100%, is set by the PWM controller based on the V_{SET} analog voltage and V_{BAT} voltage to realize the desired output voltage. The PWM controller maintains accuracy, stability, and accounts for losses in the system by feedback through the VSNS pin. The controller has been designed with non-overlapping control circuitry to prevent V_{BAT} shoot-through current to ground.

The converter has been optimized for high efficiency at light load by balancing DC and AC switching losses incurred in the output FETs, the switching frequency, and the external LC filter. In addition, output FET segmentation and selective biasing have been employed to further enhance light load efficiencies.

Unlike other DC-DC converter solutions on the market, the RF6650 does not alter the switching frequency at light load conditions to boost efficiency. This type of efficiency enhancement has a severe detriment on the system by injecting spurious noise at various frequencies. With our expertise in front-end transmit module design, RFMD proposes to operate this converter at a constant switching frequency to minimize system level interference. The ripple voltage, also a major component of noise injection into the PA, has also been minimized by selecting a larger inductance value.

Despite the attention to high efficiency, the transient performance of the device, defined as an output voltage transient from 600mV to 3.4V or vice-versa, has not been overlooked. The PWM controller has been properly tuned with a fast type III loop filter to mate with an external LC filter ($L=2.2\mu\text{H}$ and $C=2.2\mu\text{F}+1\mu\text{F}+1\mu\text{F}=4.2\mu\text{F}$). The result is a converter with sufficient bandwidth to meet 25 μs W-CDMA slot-to-slot transition time requirements. The slew rate of the V_{SET} pin should be limited to 100mV/ μs to achieve the best performance.

Lastly, the external inductor and capacitors were specifically selected to balance efficiency over the load current operating range and transient performance while minimizing total board area. Inductors and capacitors of different values may be used at risk to converter stability and performance (i.e., efficiency).

Shutdown

When $V_{EN} < 0.5\text{V}$ the device enters shutdown mode. In this mode all features are disabled to minimize battery quiescent current.

Over-Temperature Protection

An internal over-temperature shutdown circuit is employed to protect the device from excessively high junction temperatures. The shutdown occurs at typically 160°C and will re-enable when the temperature drops below the activation point typically by 30°C.

Over-Current Protection

For the RF6650, an over-current shutdown (OCSD) circuit is employed to provide over-current fault protection. This methodology deactivates the output FETs in the case of an over-current fault as opposed to limiting the current. In this way the device only experiences the over-current condition for a short transient period and is not subject to continuous high current flow. Once the DUT is shut down, it will not restart automatically if the fault condition is removed. Toggling the V_{EN} pin is required for restart.

Bypass Mode

The RF6650 contains a bypass mode that activates a large PFET device in parallel with the switched-mode power supply (SMPS) PFET when both $V_{BAT} < 3.3\text{V}$ and $V_{SET} > 1.55\text{V}$. Such a condition results in a 100% duty cycle and activates the bypass FET to reduce the output resistance and dropout voltage.


FET Segmentation

The main power FETs are designed in three sections to improve efficiency during light load conditions expected with low output voltages. When V_{SET} is raised to $>0.45V$, all three sections of the output FETs are on (full FET mode). When V_{SET} is reduced to $<0.35V$, one of the three sections is used (1/3 FET mode). Approximately 100mV of hysteresis is used to avoid switching between the modes unintentionally.

Board Layout

Good DC-DC converter layout practices in this application are strongly recommended to reduce radiated and conducted system noise. Placement of the VPWR bypass capacitor is critical and must be such to minimize the AC supply and ground return current loop through the PFET. In addition, the placements of the LC filter (L1 and C1) are also critical to minimize the AC supply and ground return current loop through the NFET.


Evaluation Board Schematic




Evaluation Board Layout

Board size: 2.2" x 2.0"


Board thickness: 0.062", Board material: FR4, Multilayer




Package Drawing



Top View (Bumps Down)



Bottom View (Bumps Up)



Side View

Notes:

1. Shaded area represents Pin 1 location.
2. YY indicates year, WW indicates work week, and Trace Code is a sequential number assigned at device assembly.


PCB Design Requirements

PCB Surface Finish


(The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3 inch to 8 inch gold over 180 inch nickel.

PCB Land Pattern Recommendation


PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.



PCB Metal Land Pattern



PCB Solder Mask Pattern



PCB Stencil Pattern

Notes:

1. Shaded area represents Pin 1 location.

Tape and Reel

Carrier tape basic dimensions are based on EIA 481. The pocket is designed to hold the part for shipping and loading onto SMT manufacturing equipment, while protecting the body and the solder terminals from damaging stresses. The individual pocket design can vary from vendor to vendor, but width and pitch will be consistent.


Carrier tape is wound or placed onto a shipping reel either 330mm (13 inches) in diameter or 178mm (7 inches) in diameter. The center hub design is large enough to ensure the radius formed by the carrier tape around it does not put unnecessary stress on the parts.

Prior to shipping, moisture sensitive parts (MSL level 2a-5a) are baked and placed into the pockets of the carrier tape. A cover tape is sealed over the top of the entire length of the carrier tape. The reel is sealed in a moisture barrier ESD bag with the appropriate units of desiccant and a humidity indicator card, which is placed in a cardboard shipping box. It is important to note that unused moisture sensitive parts need to be resealed in the moisture barrier bag. If the reels exceed the exposure limit and need to be rebaked, most carrier tape and shipping reels are not rated as bakeable at 125°C. If baking is required, devices may be baked according to section 4, table 4-1, of Joint Industry Standard IPC/JEDEC J-STD-033.

The table below provides information for carrier tape and reels used for shipping the devices described in this document.

Tape and Reel

RFMD Part Number	Reel Diameter Inch (mm)	Hub Diameter Inch (mm)	Width (mm)	Pocket Pitch (mm)	Feed	Units per Reel
RF6650TR7	7 (178)	2.4 (61)	8	4	Single	2500



Notes:

1. Shaded area represents Pin 1 location.

Material Declaration

RFMD Part Number	Unit Mass in Grams (Average)	Breakdown of Component (e.g. Filter, Resistor, Connector)	Material Name (e.g. Copper, Matte Tin, Alloy)	Substance Name (e.g. Cu, Au, Sn, SiO2)	CAS No.	PPM	Substance Mass (mg)
RF6650	0.003	Die	Silicon	Si	7440-21-3	608173	2.022929
Pb-free Compliant?	Yes	Polyimide	Polyimide	Polyimide	60842-76-4	8355	0.027792
RoHS Compliant?	Yes	Under Bump Metalization	Titanium	Ti	7440-32-6	41	0.000136
D/C Compliance:	N/A		Copper	Cu	7440-50-8	112	0.000373
Pb Category:	e4		Nickel	Ni	7440-02-0	1615	0.005373
			Gold	Au	7440-57-5	875	0.002911
		Back-side Coating	Filled Silicone Coating	Polyethylene Terephthalate, Silicone	25038-59-9	24763	0.082369
				Silica	7631-86-9	4866	0.016187
				Epoxy Resin	Proprietary	649	0.002158
				Acrylic Resin	Proprietary	649	0.002158
				Carbon Black	7440-44-0	324	0.001079
		Lead-free Solder Sphere	Tin	Sn	7440-31-5	333846	1.110452
			Silver	Ag	7440-22-4	13633	0.045348
			Copper	Cu	7440-50-8	2098	0.006977
						Total Mass (mg)	3.326
This Material Declaration is based solely on information, including analytical data, provided to RFMD by its vendors.							