




Features

- Dual-Band 1/5 UMTS PA
- HSDPA and HSPA+ Compliant
- Low Voltage Positive Bias Supply (3.0V to 4.2V)
- High Efficiency Operation:
41% at $P_{OUT} = +28.0$ dBm (Band 1)
41% at $P_{OUT} = +28.0$ dBm (Band 5)
19% at $P_{OUT} = +19.0$ dBm (without DC/DC converter)
- Low Quiescent Current in Low Power Mode: 16 mA
- Internal Voltage Regulator Eliminates the Need for External Reference Voltage (V_{REF})
- Common V_{MODE} Control Lines Between Bands
- 3-Mode Power States for Each Band with Digital Control Interface
- Supports DC/DC Converter Operation (V_{CC} Pin)
- Integrated Power Coupler
- Integrated Blocking and Collector Decoupling Caps

Applications

- Dual-Band 1/5 UMTS Handsets and Data Cards
- WCDMA/HSDPA/HSUPA/HSPA+ Wireless Handsets and Data Cards



Functional Block Diagram

Product Description

The RF7205 is a high-power, high-efficiency, dual-band, linear power amplifier designed for use as final amplification stages in 3V, 50Ω W-CDMA mobile cellular equipment and spread-spectrum systems. This PA is developed for UMTS Bands 1 and 5 which operates in the transmit frequency bands from 1920MHz to 1980MHz and 824MHz to 849MHz, respectively. The RF7205 uses two digital control pins to select one of three power modes to optimize performance and current drain at lower power levels. The part also has one integrated directional coupler output which eliminates the need for an external discrete coupler for each band. The RF7205 is fully HSDPA and HSPA+ compliant and is assembled on a 14-pin, 4 mmx5 mm laminate module.

Ordering Information

RF7205	3V W-CDMA Band 1/5 Dual Band PA Module
RF7205PCBA-410	Fully Assembled Evaluation Board

Optimum Technology Matching® Applied

- | | | | |
|---|--------------------------------------|-------------------------------------|-----------------------------------|
| <input type="checkbox"/> GaAs HBT | <input type="checkbox"/> SiGe BiCMOS | <input type="checkbox"/> GaAs pHEMT | <input type="checkbox"/> GaN HEMT |
| <input type="checkbox"/> GaAs MESFET | <input type="checkbox"/> Si BiCMOS | <input type="checkbox"/> Si CMOS | <input type="checkbox"/> RF MEMS |
| <input checked="" type="checkbox"/> InGaP HBT | <input type="checkbox"/> SiGe HBT | <input type="checkbox"/> Si BJT | <input type="checkbox"/> LD MOS |

RF MICRO DEVICES®, RFMD®, Optimum Technology Matching®, Enabling Wireless Connectivity™, PowerStar®, POLARIS™ TOTAL RADIO™ and UltimateBlue™ are trademarks of RFMD, LLC. BLUETOOTH is a trademark owned by Bluetooth SIG, Inc., U.S.A. and licensed for use by RFMD. All other trade names, trademarks and registered trademarks are the property of their respective owners. ©2006, RF Micro Devices, Inc.

Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage in Standby Mode	6.0	V
Supply Voltage in Idle Mode	6.0	V
Supply Voltage in Operating Mode, 50Ω Load	6.0	V
Supply Voltage, V _{BAT}	6.0	V
Control Voltage, V _{MODE0} , V _{MODE1}	3.5	V
Control Voltage, V _{EN.B1} , V _{EN.B5}	3.5	V
RF - Input Power	+6	dBm
RF - Output Power	+30	dBm
Output Load VSWR (Ruggedness)	10:1	
Operating Ambient Temperature	-30 to +110	°C
Storage Temperature	-55 to +150	°C



Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.

RoHS status based on EU Directive 2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
Recommended Operating Conditions					
Operating Frequency Range	824		849	MHz	Band 5
	1920		1980	MHz	Band 1
V _{BAT}	+3.0	+3.4	+4.2	V	
V _{CC}	+3.0 ¹	+3.4	+4.2	V	
V _{EN.B1} , V _{EN.B5}	0		0.5	V	Band disabled.
	1.4	1.8	3.0	V	Band enabled.
V _{MODE0} , V _{MODE1}	0		0.5	V	Logic "low".
	1.5	1.8	3.0	V	Logic "high".
Band 5 P_{OUT}					
Maximum Linear Output (HPM)	28.0 ^{2,3}			dBm	High Power Mode (HPM)
Maximum Linear Output (MPM)	19.0 ^{2,3}			dBm	Medium Power Mode (MPM)
Maximum Linear Output (LPM)	8.0 ^{2,3}			dBm	Low Power Mode (LPM)
Band 1 P_{OUT}					
Maximum Linear Output (HPM)	28.0 ^{2,3}			dBm	High Power Mode (HPM)
Maximum Linear Output (MPM)	19.0 ^{2,3}			dBm	Medium Power Mode (MPM)
Maximum Linear Output (LPM)	8.0 ^{2,3}			dBm	Low Power Mode (LPM)
Ambient Temperature	-30	+25	+85	°C	

Notes:

¹Minimum V_{CC} for max P_{OUT} is indicated. V_{CC} down to 0.5V may be used for backed-off power when using DC/DC converter to conserve battery current.

²For operation at V_{CC}=+3.0V, derate P_{OUT} by 1.3dB. For V_{CC}=+3.2V, derate P_{OUT} by 0.6dB.

³P_{OUT} is specified for 3GPP (Rel 99) modulation. For HSDPA and HSPA+ operation, derate P_{OUT} by 1.5dB:
HSDPA Configuration: β_C=12, β_d=15, β_{HS}=24, HSPA+ Configuration: 3GPP Release 7 Subtest 1


Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
Band 1 Electrical Specifications					T = +25°C, V _{CC} = V _{BAT} = +3.4V, V _{EN} = +1.8V, Rel 99 Modulation, and 50Ω system, unless otherwise specified.
Gain	25	27	30	dB	HPM, P _{OUT} = 28.0dBm
	16	19	22	dB	MPM, P _{OUT} ≤ 19.0dBm
	13	16	19	dB	LPM, P _{OUT} ≤ 8.0dBm
Gain Linearity		±1.0		dB	HPM, 19.0dBm ≤ P _{OUT} ≤ 28.0dBm
ACLR - 5 MHz Offset		-40	-36	dBc	HPM, P _{OUT} = 28.0dBm
		-42	-36	dBc	MPM, P _{OUT} = 19.0dBm
		-42	-36	dBc	LPM, P _{OUT} = 8.0dBm
ACLR - 10MHz Offset		-53	-48	dBc	HPM, P _{OUT} = 28.0dBm
		-53	-48	dBc	MPM, P _{OUT} = 19.0dBm
		-53	-48	dBc	LPM, P _{OUT} = 8.0dBm
PAE Without DC/DC Converter	36	41	48	%	HPM, P _{OUT} = 28.0dBm
	15	19	25	%	MPM, P _{OUT} = 19.0dBm
	3.5	4.7	7	%	LPM, P _{OUT} = 8.0dBm
Current Drain	386	450	515	mA	HPM, P _{OUT} = 28.0dBm
	93	120	155	mA	MPM, P _{OUT} = 19.0dBm
	26	39	53	mA	LPM, P _{OUT} = 8.0dBm
Quiescent Current	45	75	95	mA	HPM, DC only
	13	20	32	mA	MPM, DC only
	10	16	27	mA	LPM, DC only
Enable Current (I _{EN_B1})		0.3	1.0	mA	Source or sink current. V _{EN} = 1.8V.
Mode Current (I _{MODE0} , I _{MODE1})		0.3	1.0	mA	Source or sink current. V _{MODE0} , V _{MODE1} = 1.8V.
Leakage Current		5	15	μA	DC only. V _{CC} = V _{BAT} = 4.2V, V _{EN_B1} = V _{EN_B5} = V _{MODE0} = V _{MODE1} = 0.5V.
Noise Power in Receive Band		-140		dBm/Hz	All power modes, measured at duplex offset frequency (FTX + 190MHz). Rx: 2110MHz to 2170MHz, P _{OUT} ≤ 28.0dBm
Input Impedance		1.7:1		VSWR	No ext. matching, P _{OUT} ≤ 28dBm, all modes.
Harmonic, 2FO		-25	-15	dBm	P _{OUT} ≤ 28.0dBm, all power modes.
Harmonic, 3FO		-30		dBm	P _{OUT} ≤ 28.0dBm, all power modes
Spurious Output Level			-70	dBc	All spurious, P _{OUT} ≤ 28dBm, all conditions, load VSWR ≤ 6:1.
Insertion Phase Shift	-25	±10	+25	°	Phase change at 19dBm when switching from HPM to MPM and MPM to LPM at 8dBm.
DC Enable Time			10	μS	DC only. Time from V _{EN} = high to stable idle current (90% of steady state value).
RF Rise/Fall Time			6	μS	P _{OUT} ≤ 28.0dBm, all modes. 90% of target, DC settled prior to RF.
Coupling Factor		20		dB	P _{OUT} ≤ 28.0dBm, all modes.
Coupling Accuracy - Temp/Voltage	-0.5		+0.5	dB	P _{OUT} ≤ 28dBm, all modes. -30 °C ≤ T ≤ 85 °C, 3.0V ≤ V _{CC} & V _{BAT} ≤ 4.2V, referenced to 25 °C, 3.4V conditions.
Coupling Accuracy - VSWR		±0.3		dB	P _{OUT} ≤ 28dBm, all modes, load VSWR = 2:1, ±0.3dB accuracy corresponds to 19dB directivity.

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
Band 5 Electrical Specifications					T = +25 °C, V _{CC} = V _{BAT} = +3.4V, V _{EN} = +1.8V, Rel 99 Modulation, and 50Ω system, unless otherwise specified.
Gain	26	28	31	dB	HPM, P _{OUT} = 28.0dBm
	17	20	24	dB	MPM, P _{OUT} ≤ 19.0dBm
	14	17	20	dB	LPM, P _{OUT} ≤ 8.0dBm
Gain Linearity		±1.0		dB	HPM, 19.0dBm ≤ P _{OUT} ≤ 28.0dBm
ACLR - 5MHz Offset		-40	-36	dBc	HPM, P _{OUT} = 28.0dBm
		-42	-36	dBc	MPM, P _{OUT} = 19.0dBm
		-42	-36	dBc	LPM, P _{OUT} = 8.0dBm
ACLR - 10MHz Offset		-53	-48	dBc	HPM, P _{OUT} = 28.0dBm
		-53	-48	dBc	MPM, P _{OUT} = 19.0dBm
		-53	-48	dBc	LPM, P _{OUT} = 8.0dBm
PAE Without DC/DC Converter	36	41	48	%	HPM, P _{OUT} = 28.0dBm
	15	19	25	%	MPM, P _{OUT} = 19.0dBm
	3.5	4.7	7	%	LPM, P _{OUT} = 8.0dBm
Current Drain	386	450	515	mA	HPM, P _{OUT} = 28.0dBm
	93	120	155	mA	MPM, P _{OUT} = 19.0dBm
	26	39	53	mA	LPM, P _{OUT} = 8.0dBm
Quiescent Current	40	75	95	mA	HPM, DC only
	15	20	40	mA	MPM, DC only
	10	16	37	mA	LPM, DC only
Enable Current (I _{EN_B5})		0.3	1.0	mA	Source or sink current. V _{EN} = 1.8V.
Mode Current (I _{MODE0} , I _{MODE1})		0.3	1.0	mA	Source or sink current. V _{MODE0} , V _{MODE1} = 1.8V.
Leakage Current		5	15	μA	DC only. V _{CC} = V _{BAT} = 4.2V, V _{EN_B1} = V _{EN_B5} = V _{MODE0} = V _{MODE1} = 0.5V.
Noise Power in Receive Band		-135		dBm/Hz	All modes, measured at duplex offset frequency (FTX + 45 MHz). Rx: 869 MHz to 894 MHz, P _{OUT} ≤ 28.0dBm
Input Impedance		1.7:1		VSWR	No ext. matching, P _{OUT} ≤ 28.0dBm, all modes.
Harmonic, 2FO		-15	-10	dBm	P _{OUT} ≤ 28.0dBm, all power modes.
Harmonic, 3FO		-20		dBm	P _{OUT} ≤ 28.0dBm, all power modes
Spurious Output Level			-70	dBc	All spurious, P _{OUT} ≤ 28.0dBm, all conditions, load VSWR ≤ 6:1.
Insertion Phase Shift	-25	±20	+25	°	Phase change at 19dBm when switching from HPM to MPM and MPM to LPM at 8dBm.
DC Enable Time			10	μS	DC only. Time from V _{EN} = high to stable idle current (90% of steady state value).
RF Rise/Fall Time			6	μS	P _{OUT} ≤ 28.0dBm, all modes. 90% of target, DC settled prior to RF.
Coupling Factor		-22		dB	P _{OUT} ≤ 28.0dBm, all modes.
Coupling Accuracy - Temp/Voltage	-0.5		+0.5	dB	P _{OUT} ≤ 28.0dBm, all modes. -30 °C ≤ T ≤ 85 °C, 3.0V ≤ V _{CC} & V _{BAT} ≤ 4.2V, referenced to 25 °C, 3.4V conditions.
Coupling Accuracy - VSWR		±0.3		dB	P _{OUT} ≤ 28.0dBm, all modes, load VSWR = 2:1, ±0.3dB accuracy corresponds to 19dB directivity.

Pin	Function	Description
1	RFIN_B5	Band 5 RF input internally matched to 50Ω and DC blocked.
2	VMODE0	Digital control input for power mode selection (see operating modes truth table).
3	VMODE1	Digital control input for power mode selection (see operating modes truth table).
4	VBAT	Supply voltage for the first stage amplifier and bias circuitry.
5	VEN_B5	Band 5 digital control for PA enable and disable (see operating modes truth table).
6	VEN_B1	Band 1 digital control for PA enable and disable (see operating modes truth table).
7	RFIN_B1	Band 1 RF input internally matched to 50Ω and DC blocked.
8	CPL	Coupler output for both bands 1 and 5.
9	GND	This pin must be grounded.
10	RFOUT_B1	Band 1 RF output internally matched to 50Ω and DC blocked.
11	GND	This pin must be grounded.
12	VCC	Supply voltage for the second stage amplifier.
13	GND	This pin must be grounded.
14	RFOUT_B5	Band 5 RF output internally matched to 50Ω and DC blocked.
Pkg Base	GND	Ground connection. The package backside should be soldered to a topside ground pad connecting to the PCB ground plane with multiple ground vias. The pad should have a low thermal resistance and low electrical impedance to the ground plane.

Conditions/Comments	V _{EN_B1}	V _{EN_B5}	V _{MODE0}	V _{MODE1}	V _{BAT}	V _{CC}
Power down mode	Low	Low	Low	Low	3.0V to 4.2V	3.0V to 4.2V
Standby mode	Low	Low	X	X	3.0V to 4.2V	3.0V to 4.2V
B1 high power mode	High	Low	Low	Low	3.0V to 4.2V	3.0V to 4.2V
B1 medium power mode	High	Low	High	Low	3.0V to 4.2V	3.0V to 4.2V
B1 low power mode	High	Low	High	High	3.0V to 4.2V	3.0V to 4.2V
B1 optional lower V _{CC} in low power mode	High	Low	High	High	3.0V to 4.2V	≥0.5V
B5 high power mode	Low	High	Low	Low	3.0V to 4.2V	3.0V to 4.2V
B5 medium power mode	Low	High	High	Low	3.0V to 4.2V	3.0V to 4.2V
B5 low power mode	Low	High	High	High	3.0V to 4.2V	3.0V to 4.2V
B5 optional lower V _{CC} in low power mode	Low	High	High	High	3.0V to 4.2V	≥0.5V


Package Drawing



Notes:
1. Shaded area represents Pin 1 location

A = 0.400 mm Sq Typ
B = 2.400 x 4.780 mm

Preliminary Application Schematic



- NOTES:
1. VCC and VBAT are connected is DC-DC converter is not used.
 2. Place these capacitors as close to PA as possible.

PCB Design Requirements

PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3µinch to 8µinch gold over 180µinch nickel.

PCB Land Pattern Recommendation

PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

PCB Metal Land Pattern




Figure 1. PCB Metal Land Pattern (Top View)

PCB Solder Mask Pattern

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.




Figure 2. PCB Solder Mask Pattern (Top View)

Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.

