

QUAD BAND GPRS/LINEAR EDGE + 3.2V TD-SCDMA MULTI-MODE TRANSMIT MODULE

Package: Module, 6.63mmx5.24mmx1.00mm






Features

- HSDPA and HSPA+ Compliant
- TD-SCDMA Compliant B34/39
- +25dBm Output Power TD-SCDMA
- Proven PowerStar® Architecture
- High Efficiency at Rated P_{OUT} V_{BATT}=3.5 V GSM850/EGSM900=41% DCS1800/PCS1900=38%
- Integrated Power Flattening Circuit for Lower Power Variation under Mismatch Conditions
- Integrated V_{BATT} Tracking Circuit for Improved Switching Spectrum under Low V_{BATT} Conditions
- Digital Bias Control
- EDGE Low Current Mode
- Symmetrical RX Ports
- High Gain Supports Low Drive Level
- Robust 8kV ESD Protection at Antenna Port
- Pin Compatible with RF716x GPRS, TxM Family, and Linear EDGE TxM's RF9801/2

Applications

- 3.2V Quad-Band GSM/GPRS/ EDGE and Dual-Band TD-SCDMA Handsets
- Mobile GPRS/EDGE Data Products
- GPRS Class 12 Compliant Products
- TD-SCDMA Wireless Handsets and Data Cards



Functional Block Diagram

Product Description

The RF9810 is a Quad Band EDGE+TD-SCDMA Multi-Mode Transmit Module with the capability to support both GSM/GPRS/Linear EDGE (GSM850/EGSM900/DCS1800/PCS1900) and TD-SCDMA (1880MHz to 1920MHz and 2010MHz to 2025MHz) B34/39 frequency bands. The RF9810 continues to build upon RFMD's leading patented PowerStar® Architecture to include such features as a Power Flattening Circuit, V_{RAMP} Filtering, V_{BATT} Tracking, EDGE Low Power Mode. And, RFMD has integrated TD-SCDMA functionality into the RF9810, so it can be used as the transmit module in 3.2V, 50Ω GSM/TD-SCDMA dual-mode cellular equipment. The RF9810 module includes a multi-function CMOS controller, GaAs HBT power amplifier, and pHEMT front end antenna switch. The amplifier devices are manufactured on RFMD's Advance Gallium Arsenide Heterojunction Bipolar Transistor (GaAs HBT) Process, which is designed to operate either in saturated mode for GMSK or linear mode for EDGE 8PSK and TD-SCDMA signaling. The highly integrated EDGE+TD-SCDMA transmit module simplifies GSM/TD-SCDMA dual-mode handset and data card design by eliminating the need for complicated control loop design, output RF spectrum (ORFS) optimization, harmonic filtering, and component matching, all of which combine to provide best in class RF performance, solution size, and ease of implementation for GSM/TD-SCDMA dual-mode cellular phone and data card systems. The RF ports are 50Ω matched and the antenna port includes ESD protection circuitry which meets the stringent 8kV industry standards requiring no additional components. All of these eliminated factors help to improve the customer's product time to market.

Optimum	Technology	Matching®	Applied
		/	

	•		
⊻ GaAs HBT	☐ SiGe BiCMOS	☑ GaAs pHEMT	☐ GaN HEMT
GaAs MESFET	☐ Si BiCMOS	▼ Si CMOS	☐ RF MEMS
☐ InGaP HBT	☐ SiGe HBT	☐ Si BJT	☐ LDMOS

RE MICRO DEVICES®, REMD®, Optimum Technology Matching®, Enabling Wireless Connectivity[®] PowerStar®, DUARISW TOTAL RADIO™ and UltimateBlue™ are trademarks of REMD. LLC. BLUETOOTH is a trade mark owned the bluetonth Sit. On, LLS. A and lingseled for use by FBRID. All other circle names, trademarks and resistence trademarks are for respective owners. SCOOLS REM Wirel Devices loss.



Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage	-0.3 to +6.0	V
Power Control Voltage (V _{RAMP})	-0.3 to +3.0	V
Input RF Power	+10	dBm
Max Duty Cycle	50	%
Output Load VSWR	20:1	
Operating Temperature	-30 to +85	°C
Storage Temperature	-55 to +150	°C



Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.

RoHS status based on EUDirective 2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

Parameter	Specification			Unit	Condition
	Min.	Тур.	Max.	Oilit	Collution
Recommended Operating Conditions					
ESD					
ESD RX Pins			1000	V	HBM, JESD22-A114
			500	V	CDM, JESD22-C101C
ESD Antenna Pin			8	kV	IEC 61000-4-2
ESD All Other Pins			1000	V	HBM, JESD22-A114
			500	V	CDM, JESD22-C101C
Overall Power Control V _{RAMP}					
V _{RAMP,MAX} GMSK Mode			1.8	V	Max. P _{OUT}
V _{RAMP,MIN} GMSK Mode		0.25		V	Min. P _{OUT}
V _{RAMP, MAX} High Power EDGE Mode	1.25		3	V	
V _{RAMP, MIN} Low Power EDGE Mode	0		0.5	V	
V _{RAMP} Input Capacitance			10	pF	DC to 200kHz
V _{RAMP} Input Current			10	μΑ	V _{RAMP} =V _{RAMP MAX}
Power Control Range		50		dB	V _{RAMP} =0.25V to V _{RAMP MAX}
Overall Power Supply					
Power Supply Voltage	3.2	3.5	4.2	V	Operating Limits
Power Supply Current			10	μА	P_{IN} <-30dBm, TX Enable=Low, V_{RAMP} =0.25 V, Temp=-20 °C to +85 °C, V_{BATT} =4.2 V
Overall Control Signals					
GpCtrl0, GpCtrl1, GpCtrl2 "Low"	0	0	0.5	V	
GpCtrl0, GpCtrl1, GpCtrl2 "High"	1.25	2.0	3.0	V	
GpCtrl0, GpCtrl1, GpCtrl2 "Input Current"			10	μА	
TX Enable "Low"	0	0	0.5	V	
TX Enable "High"	1.25	2.0	3.0	V	
TX Enable "Input Current"			10	μΑ	
RF Port Input and Output Impedance		50		Ω	



Module Control and Antenna Switch Logic

TX Enable	GpCtrl2	GpCtrl1	GpCtrl0	VRAMP	Mode
0	0	0	0	0	Standby
0	1	0	0	Х	RX1
0	0	1	0	Х	RX2
0	0	1	1	Х	RX3
0	0	0	1	Х	RX4
1	0	1	0	Ramp	Low Band GMSK
1	0	1	1	Ramp	High Band GMSK
1	0	0	0	1	Low Band 8PSK (High Gain)
1	0	0	0	0	Low Band 8PSK (Low Gain)
1	0	0	1	1	High Band 8PSK (High Gain)
1	0	0	1	0	High Band 8PSK (Low Gain)
1	0	0	1	0	TD-SCDMA



Parameter		Specification	n	Unit	0 1111
	Min.	Тур.	Max.	Ullit	Condition
GSM850 Band GMSK Mode					Nominal test conditions unless otherwise stated. $V_{BATT}\!=\!3.5\text{V}, V_{RAMP}\!=\!V_{RAMP, MAX} \text{ GMSK Mode,} \\ P_{IN}\!=\!1\text{dBm, Temp}\!=\!+25^{\circ}\text{C}, \text{ Duty Cycle}\!=\!25\%, \\ \text{Pulse Width}\!=\!1154\mu\text{s,. All unused ports}\!=\!50\Omega. \\ \text{Refer to logic table for mode of operation.}$
Operating Frequency Range	824		849	MHz	
Input Power	-2	+1	+4	dBm	Full P _{OUT} guaranteed at minimum drive level.
Input VSWR		2:1	2.5:1		Over P _{OUT} range (5dBm to 33dBm)
Maximum Output Power	33	34		dBm	
	31			dBm	V_{BATT} =3.2V to 4.2V, P_{IN} =-2dBm to +4dBm, Temp=-20°C to +85°C.
Minimum Power Into 3:1 VSWR	30			dBm	Minimum power delivered to the load over 360° phase sweep.
PAE (Max P _{OUT})	37	45		%	Max P _{OUT}
PAE (Rated P _{OUT})	34	41		%	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =33dBm
Peak Supply Current (Max P _{OUT})		1750	2250	mA	Max POUT
Peak Supply Current (Rated P _{OUT})		1400	1700	mA	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =33dBm
2nd Harmonic		-40	-33	dBm	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =33dBm.
3rd Harmonic		-40	-33	dBm	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =33dBm.
All other harmonics up to 12.75 GHz		-40	-33	dBm	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =33dBm
Forward Isolation 1		-56	-41	dBm	TX Enable=Low, P _{IN} =4dBm, V _{RAMP} =0.25V
Forward Isolation 2		-28	-15	dBm	TX Enable=High, P _{IN} =4dBm, V _{RAMP} =0.25V
Output Noise Power					
869MHz to 894MHz		-87	-83	dBm	V _{RAMP} =V _{RAMP} rated for P _{OUT} =33dBm,
1930MHz to 1990MHz		-117	-77	dBm	RBW=100kHz
Output Load VSWR Stability (Spurious Emissions)			-36	dBm	VSWR=10:1; all phase angles (Set $V_{RAMP} = V_{RAMP}$ rated for $P_{OUT} \le 33 dBm$ into 50Ω load; load switched to VSWR=10:1), $V_{BATT} = 3.2 V$ to $4.2 V$, $P_{IN} = -2 dBm$ to $+4 dBm$, Temp= -20° C to $+85^{\circ}$ C, RBW= $3 MHz$, no oscillations
Output Load VSWR Ruggedness	No damage or permanent degradation to device				VSWR=20:1; all phase angles (Set V_{RAMP} = V_{RAMP} rated for P_{OUT} =33dBm into 50 Ω load; load switched to VSWR=20:1), V_{BATT} =3.2V to 4.2V, P_{IN} =-2dBm to +4dBm, Temp=-30 °C to +85 °C



Dawanatan		Specification)	l lmit	O a vadiki a va
Parameter	Min.	Тур.	Max.	Unit	Condition
GSM850 Band 8PSK Mode					Nominal test conditions unless otherwise stated. $V_{BATT} = 3.5 \text{V}, \ V_{RAMP} = V_{RAMP, \ MAX} \ \text{High Power}$ EDGE Mode, Temp=+25 °C, Duty Cycle=25%, Pulse Width=1154 μs . Pin adjusted for required P_{OUT} . All unused ports =50 Ω . Refer to logic table for mode of operation.
Operating Frequency Range	824		849	MHz	
Input VSWR		2:1	3:1		
Maximum Output Power Meeting EVM and ACPR Spectrum	27	28		dBm	
	26			dBm	V_{BATT} =3.2V to 4.2V, Temp=-20 °C to +85 °C.
	13	19		dBm	V _{RAMP} =V _{RAMP} , _{MIN} Low Power EDGE Mode
Gain, High Power Mode	32		38	dB	P _{OUT} =27 dBm
Gain, Low Power Mode	30		36	dB	P _{OUT} =13dBm, V _{RAMP} =V _{RAMP} MIN Low Power EDGE Mode
Peak Supply Current, High Power Mode		850	1500	mA	P _{OUT} =27 dBm
Peak Supply Current, Low Power Mode		270	1000	mA	P _{OUT} =13dBm, V _{RAMP} =V _{RAMP} MIN Low Power EDGE Mode
PAE, High Power Mode	10	17		%	P _{OUT} =27 dBm
PAE, Low Power Mode	0	2		%	P _{OUT} =13dBm, V _{RAMP} =V _{RAMP} MIN Low Power EDGE Mode
ACPR and Spectrum Mask, High Power Mode		-63	-57	dBc	At 400kHz in 30kHZ BW, P _{OUT} =27dBm
ACPR and Spectrum Mask, Low Power Mode		-63	-57	dBc	At 400 kHz in 30 kHZ BW, P _{OUT} =13dBm, V _{RAMP} =V _{RAMP, MIN} Low Power EDGE Mode
EVM RMS, High Power Mode		2	5	%	P _{OUT} =27dBm
EVM RMS, Low Power Mode		2	5	%	P _{OUT} =13dBm, V _{RAMP} =V _{RAMP} MIN Low Power EDGE Mode
Output Noise Power					
869MHz to 894MHz		-85	-83	dBm	P _{OUT} =5dBm to 27dBm
1930MHz to 1990MHz		-117	-77	dBm	P _{OUT} =5dBm to 27dBm
Output Load VSWR Stability (Spurious Emissions)			-36	dBm	Load VSWR=10:1;all phase angles (Set P_{OUT} =27 dBm into 50 Ω load; load switched to VSWR=10:1), V_{BATT} =3.2 V to 4.2 V , Temp=-20 $^{\circ}$ C to +85 $^{\circ}$ C, RBW=3MHz, no oscillations



Parameter		Specification	n	Unit	Condition
	Min.	Тур.	Max.	Ullit	Condition
EGSM900 Band GMSK Mode					Nominal test conditions unless otherwise stated. $V_{BATT}\!=\!3.5\text{ V}, V_{RAMP}\!=\!V_{RAMP, MAX} \text{ GMSK Mode }, \\ P_{IN}\!=\!1\text{dBm, Temp}\!=\!+25^{\circ}\text{C}, \text{ Duty Cycle}\!=\!25\%, \\ \text{Pulse Width}\!=\!1154~\mu\text{s. All unused ports}\!=\!50\Omega \\ \text{Refer to logic table for mode of operation.}$
Operating Frequency Range	880		915	MHz	
Input Power	-2	+1	+4	dBm	Full P _{OUT} guaranteed at minimum drive level.
Input VSWR		2:1	2.5:1		Over P _{OUT} range (5 dBm to 33 dBm)
Maximum Output Power	33	34		dBm	
	31			dBm	V_{BATT} =3.2V to 4.2V, P_{IN} =-2dBm to +4dBm, Temp=-20 °C to +85 °C.
Minimum Power Into 3:1 VSWR	30			dBm	Minimum power delivered to the load over 360° phase sweep.
PAE (Max P _{OUT})	36	44		%	Max P _{OUT}
PAE (Rated P _{OUT})	33	40		%	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =33dBm
Peak Supply Current (Max P _{OUT})		1800	2300	mA	Max P _{OUT}
Peak Supply Current (Rated P _{OUT})		1450	1750	mA	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =33dBm
2nd Harmonic		-40	-33	dBm	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =33dBm.
3rd Harmonic		-40	-33	dBm	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =33dBm.
All other harmonics up to 12.75 GHz		-40	-33	dBm	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =33dBm
Forward Isolation 1		-56	-41	dBm	TX Enable=Low, P _{IN} =4dBm, V _{RAMP} =0.25V
Forward Isolation 2		-28	-15	dBm	TX Enable=High, P _{IN} =4dBm, V _{RAMP} =0.25V
Output Noise Power					
925MHz to 935MHz		-83	-77	dBm	V _{RAMP} =V _{RAMP} rated for P _{OUT} =33dBm,
935 MHz to 960 MHz		-87	-83	dBm	RBW=100kHz
1805MHz to 1880MHz		-117	-77	dBm	
Output Load VSWR Stability (Spurious Emissions)			-36	dBm	VSWR=10:1; all phase angles (Set $V_{RAMP} = V_{RAMP}$ rated for $P_{OUT} \le 33 dBm$ into 50Ω load; load switched to VSWR=10:1), $V_{BATT} = 3.2 V$ to $4.2 V$, $P_{IN} = -2 dBm$ to $+4 dBm$, Temp= $-20 ^{\circ} C$ to $+85 ^{\circ} C$, RBW=3 MHz, no oscillations
Output Load VSWR Ruggedness	No damage or permanent degradation to device				VSWR=20:1; all phase angles (Set $V_{RAMP}=V_{RAMP}$ rated for $P_{OUT}=33dBm$ int 50Ω load; load switched to VSWR=20:1), $V_{BATT}=3.2V$ to $4.2V$, $P_{IN}=-2dBm$ to $+4dBm$, Temp=-30°C to $+85^{\circ}$ C



Parameter	Specification			Unit	Condition
	Min.	Тур.	Max.	Ullit	Condition
EGSM900 Band 8PSK Mode					Nominal test conditions unless otherwise stated. $V_{BATT} \! = \! 3.5 \text{V}, V_{RAMP} \! = \! V_{RAMP, MAX} \text{High Power} \\ \text{EDGE Mode, Temp} = \! + \! 25^{\circ}\text{C}, \text{Duty Cycle} \! = \! 25\%, \\ \text{Pulse Width} \! = \! 1154 \mu\text{s}, \text{Pin adjusted for} \\ \text{required P}_{OUT}. \\ \text{All unused ports} = \! 50 \Omega \text{.} \text{Refer to logic table for} \\ \text{mode of operation}. $
Operating Frequency Range	880		915	MHz	
Input VSWR		2:1	3:1		
Maximum Output Power Meeting EVM and ACPR Spectrum	27	28		dBm	
	26			dBm	V _{BATT} =3.2V to 4.2V, Temp=-20°C to +85°C.
	13	19		dBm	V _{RAMP} =V _{RAMP} , _{MIN} Low Power EDGE Mode
Gain, High Power Mode	32		38	dB	P _{OUT} =27 dBm
Gain, Low Power Mode	30		36	dB	P _{OUT} =13dBm, V _{RAMP} =V _{RAMP} MIN Low Power EDGE Mode
Peak Supply Current, High Power Mode		870	1500	mA	P _{OUT} =27dBm
Peak Supply Current, Low Power Mode		270	1000	mA	P _{OUT} =13dBm, V _{RAMP} =V _{RAMP} MIN Low Power EDGE Mode
PAE, High Power Mode	9.5	16.5		%	P _{OUT} =27 dBm
PAE, Low Power Mode	0	2		%	P _{OUT} =13dBm, V _{RAMP} =V _{RAMP} MIN Low Power EDGE Mode
ACPR and Spectrum Mask, High Power Mode		-63	-57	dBc	At 400kHz in 30kHZ BW, P _{OUT} =27dBm
ACPR and Spectrum Mask, Low Power Mode		-63	-57	dBc	At 400 kHz in 30 kHZ BW, P _{OUT} =13dBm, V _{RAMP} =V _{RAMP} _{MIN} Low Power EDGE Mode
EVM RMS, High Power Mode		2	5	%	P _{OUT} =27 dBm
EVM RMS, Low Power Mode		2	5	%	P _{OUT} =13dBm, V _{RAMP} =V _{RAMP} MIN Low Power EDGE Mode
Output Noise Power					
925MHz to 935MHz		-83	-77	dBm	P _{OUT} =5dBm to 27dBm
935MHz to 960MHz		-85	-83	dBm	P _{OUT} =5dBm to 27dBm
1805 MHz to 1880 MHz		-117	-77	dBm	P _{OUT} =5dBm to 27dBm
Output Load VSWR Stability (Spurious Emissions)			-36	dBm	Load VSWR=10:1;all phase angles (Set P_{OUT} =27 dBm into 50 Ω load; load switched to VSWR=10:1), V_{BATT} =3.2 V to 4.2 V , Temp=-20 $^{\circ}$ C to +85 $^{\circ}$ C, RBW=3MHz, no oscillations



Downston		Specification	n	l lait	Condition
Parameter	Min.	Тур.	Max.	Unit	Condition
DCS1800 Band GMSK Mode					Nominal test conditions unless otherwise stated. $V_{BATT}\!=\!3.5\text{V}, V_{RAMP}\!=\!V_{RAMP,MAX}\text{GMSK Mode}, \\ P_{IN}\!=\!1\text{dBm, Temp}\!=\!+25^{\circ}\text{C}, \text{Duty Cycle}\!=\!25\%, \\ \text{Pulse Width}\!=\!1154\mu\text{s. All unused ports}\!=\!50\Omega. \\ \text{Refer to logic table for mode of operation.}$
Operating Frequency Range	1710		1785	MHz	
Input Power	-2	+1	+4	dBm	Full P _{OUT} guaranteed at minimum drive level.
Input VSWR		2:1	2.5:1		Over P _{OUT} range (OdBm to 30dBm)
Maximum Output Power	30	31.5		dBm	
	28			dBm	V _{BATT} =3.2V to 4.2V, P _{IN} =-2dBm to +4dBm, Temp=-20°C to +85°C
Minimum Power Into 3:1 VSWR	27			dBm	Minimum power delivered to the load over 360° phase sweep
PAE (Max P _{OUT})	32	40		%	Max P _{OUT}
PAE (Rated P _{OUT})	32	38		%	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =30dBm
Peak Supply Current (Max P _{OUT})		1100	1600	mA	Max P _{OUT}
Peak Supply Current (Rated P _{OUT})		750	1000	mA	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =30dBm
2nd Harmonic		-40	-33	dBm	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =30dBm
3rd Harmonic		-36	-33	dBm	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =30dBm
All other harmonics up to 12.75 GHz		-40	-33	dBm	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =30dBm
Forward Isolation 1		-62	-53	dBm	TX Enable=Low, P _{IN} =4dBm, V _{RAMP} =0.25V
Forward Isolation 2		-31	-15	dBm	TX Enable=High, P _{IN} =4dBm, V _{RAMP} =0.25V
Output Noise Power					
925MHz to 935MHz		-100	-81	dBm	V _{RAMP} =V _{RAMP} rated for P _{OUT} =30dBm,
935MHz to 960MHz		-100	-85	dBm	RBW=100kHz
1805 MHz to 1880 MHz		-90	-77	dBm	
Output Load VSWR Stability (Spurious Emissions)			-36	dBm	VSWR=10:1; all phase angles (Set $V_{RAMP} = V_{RAMP}$ rated for $P_{OUT} \le 30 \text{dBm}$ into 50Ω load; load switched to VSWR=10:1), $V_{BATT} = 3.2 \text{V}$ to 4.2V , $P_{IN} = -2 \text{dBm}$ to $+4 \text{dBm}$, Temp=-20°C to $+85 ^{\circ}\text{C}$, RBW=3MHz, no oscillations
Output Load VSWR Ruggedness	No damage or permanent degradation to device				VSWR=20:1; all phase angles (Set V_{RAMP} = V_{RAMP} rated for P_{OUT} =30 dBm into 50 Ω load; load switched to VSWR=20:1), V_{BATT} =3.2 V to 4.2 V , P_{IN} =-2dBm to +4dBm, Temp=-30°C to +85°C



Specification Unit Condition **Parameter** Min. Typ. Max. Nominal test conditions unless otherwise stated. DCS1800 Band V_{BATT} =3.5V, V_{RAMP} = $V_{RAMP, MAX}$ High Power **8PSK Mode** EDGE Mode, Temp=+25°C, Duty Cycle=25%, Pulse Width=1154 μ s. All unused ports=50 Ω . Refer to logic table for mode of operation. **Operating Frequency Range** 1710 1785 MHz Input VSWR 2:1 2.5:1 Maximum Output Power Meeting 26.5 27 dBm EVM and ACPR Spectrum 25 dBm V_{BATT} =3.2V to 4.2V, Temp=-20°C to +85°C. 12 V_{RAMP}=V_{RAMP, MIN} Low Power EDGE Mode 18 dBm P_{OUT}=26.5dBm Gain, High Power Mode 31.5 37.5 dB Gain, Low Power Mode 29 35 P_{OUT} =12dBm, V_{RAMP} = V_{RAMP} , MIN Low Power dB **EDGE Mode** Peak Supply Current, High Power 830 1500 mΑ $P_{OUT}=26.5 dBm$ Mode Peak Supply Current, Low Power 200 1000 mΑ P_{OUT} =12dBm, V_{RAMP} = V_{RAMP} , MIN Low Power **EDGE Mode** PAE, High Power Mode 8 15 % $P_{OUT} = 26.5 dBm$ 0 P_{OUT}=12dBm, V_{RAMP}=V_{RAMP}, MIN Low Power PAE, Low Power Mode 2 % **EDGE Mode** ACPR and Spectrum Mask, High -67 -57 dBc At 400 kHz in 30 kHZ BW, P_{OUT} =26.5 dBm Power Mode ACPR and Spectrum Mask, Low -67 -57 dBc At 400 kHz in 30 kHz BW, P_{OUT}=12dBm, Power Mode $V_{RAMP} = V_{RAMP}$ MIN Low Power EDGE Mode P_{OUT}=26.5dBm EVM RMS, High Power Mode 3 5 % EVM RMS, Low Power Mode 5 1 % P_{OUT} =12dBm, V_{RAMP} = $V_{RAMP, MIN}$ Low Power **EDGE Mode Output Noise Power** dBm P_{OUT}=0dBm to 26.5dBm 925MHz to 935MHz -95 -81 935 MHz to 960 MHz -95 -85 dBm P_{OUT}=0dBm to 26.5dBm 1805 MHz to 1880 MHz -85 -77 dBm POUT=0dBm to 26.5dBm Output Load VSWR Stability (Spuri-VSWR=10:1; all phase angles -36 dBm ous Emissions) (Set P_{OUT} =26.5dBm into 50 Ω load; load switched to VSWR=10:1), V_{BATT}=3.2V to 4.2V, Temp=-20°C to +85°C, RBW=3MHz, no oscil-

lations



Parameter	Specification			1114	Condition
	Min.	Тур.	Max.	Unit	Condition
PCS1900 Band GMSK Mode					Nominal test conditions unless otherwise stated. $V_{BATT}\!=\!3.5\text{V}, V_{RAMP}\!=\!V_{RAMP, MAX} \text{ GMSK Mode}, \\ P_{IN}\!=\!1\text{dBm}, \text{Temp}\!=\!+25^{\circ}\text{C}, \text{ Duty Cycle}\!=\!25\%, \\ \text{Pulse Width}\!=\!1154\mu\text{s}. \text{ All unused ports}\!=\!50\Omega. \\ \text{Refer to logic table for mode of operation}.$
Operating Frequency Range	1850		1910	MHz	
Input Power	-2	+1	+4	dBm	Full P _{OUT} guaranteed at minimum drive level.
Input VSWR		2:1	2.5:1		Over P _{OUT} range (OdBm to 30dBm)
Maximum Output Power	30	31.5		dBm	
	28			dBm	V _{BATT} =3.2V to 4.2V, P _{IN} =-2dBm to +4dBm, Temp=-20°C to +85°C
Minimum Power Into 3:1 VSWR	27			dBm	Minimum power delivered to the load over 360° phase sweep
PAE (Max P _{OUT})	32	39		%	Max P _{OUT}
PAE (Rated P _{OUT})	32	38		%	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =30dBm
Peak Supply Current (Max P _{OUT})		1100	1600	mA	Max P _{OUT}
Peak Supply Current (Rated P _{OUT})		750	1000	mA	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =30dBm
2nd Harmonic		-40	-33	dBm	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =30dBm
3rd Harmonic		-40	-33	dBm	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =30dBm
All other harmonics up to 12.75 GHz		-40	-33	dBm	Set V _{RAMP} =V _{RAMP} rated for P _{OUT} =30dBm
Forward Isolation 1		-60	-53	dBm	TX Enable=Low, P _{IN} =4dBm, V _{RAMP} =0.25V
Forward Isolation 2		-30	-15	dBm	TX Enable=High, P _{IN} =4dBm, V _{RAMP} =0.25V
Output Noise Power					
869MHz to 894MHz		-100	-85	dBm	V _{RAMP} =V _{RAMP} rated for P _{OUT} =30dBm,
1930MHz to 1990MHz		-90	-77	dBm	RBW=100kHz
Output Load VSWR Stability (Spurious Emissions)			-36	dBm	VSWR=10:1; all phase angles (Set $V_{RAMP} = V_{RAMP}$ rated for $P_{OUT} \le 30$ dBm into 50Ω load; load switched to VSWR=10:1), $V_{BATT} = 3.2 V$ to $4.2 V$, $P_{IN} = -2$ dBm to $+4$ dBm, Temp= -20 °C to $+85$ °C, RBW= 3 MHz, no oscillations
Output Load VSWR Ruggedness	No damage or permanent degradation to device				VSWR=20:1; all phase angles (Set $V_{RAMP}=V_{RAMP}$ rated for $P_{OUT}=30$ dBm into 50Ω load; load switched to VSWR=20:1), $V_{BATT}=3.2$ V to 4.2 V, $P_{IN}=-2$ dBm to $+4$ dBm, Temp=-30°C to $+85$ °C



rfmd.com

Parameter	Specification			Hoit	Condition
	Min.	Тур.	Max.	Unit	Condition
PCS1900 Band 8PSK Mode					Nominal test conditions unless otherwise stated. $V_{BATT} = 3.5 \text{ V}, V_{RAMP} = V_{RAMP, MAX} \text{ High Power} \\ EDGE Mode, Temp= +25 ^{\circ}\text{C}, \text{ Duty Cycle} = 25\%, \\ \text{Pulse Width} = 1.154 ~\mu\text{s}. \text{ Pin adjusted for required P}_{OUT}. \\ \text{All unused ports} = 50 ~\Omega. \text{ Refer to logic table for mode of operation}. $
Operating Frequency Range	1850		1910	MHz	
Input VSWR		2:1	2.5:1		
Maximum Output Power Meeting EVM and ACPR Spectrum	26.5	27		dBm	
	25			dBm	V _{BATT} =3.2V to 4.2V, Temp=-20°C to +85°C.
	12	18		dBm	V _{RAMP} =V _{RAMP, MIN} Low Power EDGE Mode
Gain, High Power Mode	31.5		37.5	dB	P _{OUT} =26.5dBm
Gain, Low Power Mode	29		35	dB	P _{OUT} =12dBm, V _{RAMP} =V _{RAMP MIN} Low Power EDGE Mode
Peak Supply Current, High Power Mode		830	1500	mA	P _{OUT} =26.5dBm
Peak Supply Current, Low Power Mode		200	1000	mA	P _{OUT} =12dBm, V _{RAMP} =V _{RAMP MIN} Low Power EDGE Mode
PAE, High Power Mode	8	15		%	P _{OUT} =26.5dBm
PAE, Low Power Mode	0	2		%	P _{OUT} =12dBm, V _{RAMP} =V _{RAMP MIN} Low Power EDGE Mode
ACPR and Spectrum Mask, High Power Mode		-67	-57	dBc	At 400 kHz in 30 kHZ BW, P _{OUT} =26.5 dBm
ACPR and Spectrum Mask, Low Power Mode		-67	-57	dBc	At 400 kHz in 30 kHz BW, P _{OUT} =12 dBm, V _{RAMP} =V _{RAMP} , _{MIN} Low Power EDGE Mode
EVM RMS, High Power Mode		3	5	%	P _{OUT} =26.5dBm
EVM RMS, Low Power Mode		1	5	%	P _{OUT} =12dBm, V _{RAMP} =V _{RAMP MIN} Low Power EDGE Mode
Output Noise Power					
869MHz to 894MHz		-95	-85	dBm	P _{OUT} =0dBm to 26.5dBm
1930MHz to 1990MHz		-85	-77	dBm	P _{OUT} =0dBm to 26.5dBm
Output Load VSWR Stability (Spurious Emissions)			-36	dBm	VSWR=10:1; all phase angles (Set P_{OUT} =26.5dBm into 50Ω load; load switched to VSWR=10:1), V_{BATT} =3.2V to 4.2V, Temp=-20°C to +85°C, RBW=3MHz, no oscillations



Donomotor	Specification			Heit	0 1747	
Parameter	Min. Typ.		Max.	Unit	Condition	
Band 34 and Band 39 TD-SCDMA Mode					Nominal test conditions unless otherwise stated. V_{BATT} =3.5 V, Temp=+25 °C. All unused ports=50 Ω . Refer to logic table for mode of operation.	
Operating Frequency Range	1880		1920	MHz		
	2010		2025	MHz		
Maximum Linear Output Power	25			dBm	See Note.	
B34 Gain	29		35	dB	P _{OUT} =25dBm	
B39 Gain	28		34	dB	P _{OUT} =25dBm	
Gain Linearity		1		dB	P _{OUT} ≤25dBm	
ACLR ± 1.6 MHz Offset		-40	-35	dBc	P _{OUT} =25dBm	
ACLR ± 3.2 MHz Offset		-60	-48	dBc	P _{OUT} =25dBm	
Quiescent Current		250		mA	DC only	
Output Noise Power						
925MHz to 935MHz		-100	-81	dBm	P _{OUT} =25dBm, RBW=100kHz	
935MHz to 965MHz		-100	-85	dBm	P _{OUT} =25dBm, RBW=100kHz	
1805 MHz to 1880 MHz		-90	-75	dBm	P _{OUT} =25dBm, RBW=100kHz	
Input Impedance			2.5:1		P _{OUT} =25dBm	
All Harmonics up to 12.75 GHz		-40	-36	dBm	P _{OUT} =25dBm	
Output Load VSWR Stability (Spurious Emissions)			-36	dBm	VSWR=10:1; all phase angles (Set P_{OUT} =25 dBm into 50Ω load; load switched to VSWR=10:1), V_{BATT} =3.2V to 4.2V, Temp.=-20 °C to +85 °C, RBW=3 MHz, no oscillations	
EVM		1	5	%	P _{OUT} =25dBm	

Note: P_{OUT} is specified for TD-SCDMA modulation. For HSDPA and HSPA+ operation, derate P_{OUT} by 1dB



Davamatav	Specification			Heit	Condition		
Parameter	Min.	Тур.	Max.	Unit	Condition		
RX Section					Nominal test conditions unless otherwise stated. $V_{BATT} = 3.5 \text{V}, \text{Temp} = +25 ^{\circ}\text{C}, \text{ Duty Cycle} = 25\%, \\ \text{Pulse Width} = 1154 \mu\text{s}, V_{RAMP} = V_{RAMP, MIN}. \\ \text{All unused ports} = 50 \Omega. \\ \text{Refer to logic table for mode of operation.}$		
Insertion Loss GSM850 ANT-RX1/RX2/RX3/RX4		1	1.3	dB	Freq=869 MHz to 894 MHz. See Note 1.		
In-Band Ripple GSM850 ANT-RX1/RX2/RX3/RX4			0.2	dB	Freq=869 MHz to 894 MHz		
Input VSWR GSM850 ANT-RX1/RX2/RX3/RX4		1.2:1	1.5:1		Freq=869 MHz to 894 MHz		
Insertion Loss EGSM900 ANT-RX1/RX2/RX3/RX4		1	1.3	dB	Freq=925 MHz to 960 MHz. See note 1.		
In-Band Ripple EGSM900 ANT-RX1/RX2/RX3/RX4			0.2	dB	Freq=925 MHz to 960 MHz		
Input VSWR EGSM900 ANT-RX1/RX2/RX3/RX4		1.2:1	1.5:1		Freq=925MHz to 960MHz		
Insertion Loss DCS1800 ANT-RX1/RX2/RX3/RX4		1.3	1.7	dB	Freq=1805MHz to 1880MHz. See Note 1.		
In-Band Ripple DCS1800 ANT-RX1/RX2/RX3/RX4			0.2	dB	Freq = 1805 MHz to 1880 MHz		
Input VSWR DCS1800 ANT-RX1/RX2/RX3/RX4		1.8:1	2:1		Freq = 1805 MHz to 1880 MHz		
Insertion Loss PCS1900 ANT-RX1/RX2/RX3/RX4		1.6	1.9	dB	Freq=1930MHz to 1990MHz. See note 1.		
In-Band Ripple PCS1900 ANT-RX1/RX2/RX3/RX4			0.2	dB	Freq=1930MHz to 1990MHz		
Input VSWR PCS1900 ANT-RX1/RX2/RX3/RX4		1.9:1	2.1:1		Freq=1930MHz to 1990MHz		
Insertion Loss B34 ANT-RX1/RX2/RX3/RX4		1.4	1.9	dB	Freq=1880MHz to 1920MHz. See Note 1.		
In-Band Ripple B34 ANT-RX1/RX2/RX3/RX4			0.2	dB	Freq=1880MHz to 1920MHz.		
Input VSWR B34 ANT-RX1/RX2/RX3/RX4		1.7:1	2.1:1		Freq=1880MHz to 1920MHz.		
Insertion Loss B39 ANT-RX1/RX2/RX3/RX4		1.5	1.9	dB	Freq=2010 MHz to 2025 MHz. See Note 1.		
In-Band Ripple B39 ANT-RX1/RX2/RX3/RX4			0.2	dB	Freq = 2010 MHz to 2025 MHz.		
Input VSWR B39 ANT-RX1/RX2/RX3/RX4		1.8:1	2.1:1		Freq = 2010 MHz to 2025 MHz.		
TX Section							
TX Leakage to RX Ports (RX1/RX2/RX3/RX4) GSM850		-3	4	dBm	LB TX mode: Freq=824MHz to 849MHz, V _{RAMP} =V _{RAMP} rated for P _{OUT} =33dBm at Antenna port. See Note 2.		
TX Leakage to RX Ports (RX1/RX2/RX3/RX4) EGSM900		-2	4	dBm	LB TX mode: Freq=880MHz to 915MHz, V _{RAMP} =V _{RAMP} rated for P _{OUT} =33dBm at Antenna port. See Note 2.		
TX Leakage to RX Ports (RX1/RX2/RX3/RX4) DCS1800		1	5	dBm	HB TX mode: Freq=1710MHz to 1785MHz, V _{RAMP} =V _{RAMP} rated for P _{OUT} =30dBm at Antenna port. See Note 2.		



Parameter	Specification			Unit	Condition	
raiailielei	Min.	Тур.	Max.	Ullit	Condition	
TX Section (continued)						
TX Leakage to RX Ports (RX1/RX2/RX3/RX4) PCS1900		2.5	5	dBm	HB TX mode: Freq=1850MHz to 1910MHz, V _{RAMP} =V _{RAMP} rated for P _{OUT} =30dBm at Antenna port. See Note 2.	
TX Leakage to RX Ports (RX1/RX2/RX3/RX4) B34		-2	5	dBm	TD-SCDMA TX mode: Freq = 1880 MHz to 1920 MHz, V _{RAMP} = V _{RAMP} rated for P _{OUT} = 30 dBm at Antenna port. See Note 2.	
TX Leakage to RX Ports (RX1/RX2/RX3/RX4) B39		-2	5	dBm	TD-SCDMA TX mode: Freq = 2010 MHz to 2025 MHz, V _{RAMP} = V _{RAMP} rated for P _{OUT} = 30 dBm at Antenna port. See Note 2.	

Note 1: The insertion loss values listed are the values guaranteed at the DUT port reference plane (i.e. excludes external mismatch and resistive trace losses).

Note 2: Isolation specification set to ensure at least the following isolation at rated P_{OUT} :

 $Calculation \ Example \ using \ typical \ values: \ Isolation = P_{OUT} \ at \ Antenna-P_{OUT} \ at \ RX \ Port. \ Isolation \ LB = 33-3 = 30 \ dB, \ Isolation \ HB = 30-3 = 27 \ dB.$



rfmd.com

Pin	Function	Description				
1	GND	Pin connected to module Ground.				
2	RFIN HB	RF input to the DCS1800/PCS1900 band. This is a 50Ω input.				
3	GND	Pin connected to module Ground.				
4	RFIN LB	RF input to the GSM850/EGSM900 band. This is a 50Ω input.				
		Pin connected to module Ground.				
5	GND					
6	GND	Pin connected to module Ground.				
7	VRAMP	$V_{ m RAMP}$ ramping signal from DAC. A simple RC filter is integrated into the RF9810 module. $V_{ m RAMP}$ may or may not require additional filtering depending on the baseband selected.				
8	TX ENABLE	This signal enables the PA module for operation with a logic high. The switch is put in TX mode determined by GpCtrlO and GpCtrl1.				
9	GPCTRL0	Control pin that together with GpCtrl1 and GpCtrl2 selects mode of operation.				
10	GPCTRL1	Control pin that together with GpCtrlO and GpCtrl2 selects mode of operation.				
11	VBATT	Power supply for the module. This should be connected to the battery terminal using as wide a trace as possible				
12	GPCTRL2	Control pin that together with GpCtrlO and GpCtrl1 selects mode of operation.				
13	GND	Pin connected to module Ground.				
14	GND	Pin connected to module Ground.				
15	ANTENNA	Antenna port.				
16	RX4	RX4 port of antenna switch. This is a 50Ω output. RX4 is interchangeable with RX1, RX2, RX3.				
17	RX3	RX3 port of antenna switch. This is a 50Ω output. RX3 is interchangeable with RX1, RX2, RX4.				
18	RX2	RX2 port of antenna switch. This is a 50Ω output. RX2 is interchangeable with RX1, RX3, RX4.				
19	RX1	RX1 port of antenna switch. This is a 50Ω output. RX1 is interchangeable with RX2, RX3, RX4.				
20	GND	Pin connected to module Ground.				
21	GND	Pin connected to module Ground.				
22	GND	Pin connected to module Ground.				
23	GND	Pin connected to module Ground.				



Pin Out (Top View) GND GND GND GND RX2 1 22 21 17 18 20 19 2 16 **RFIN HB** RX4 3 15 **GND** 23 **GND GND** 23 **ANTENNA RFIN LB** 14 **GND** 13 **GND** 5 **GND** 8 9 10 11 12 6 VRAMP GPCTRLO GPCTRL2 Z Z GPCTRL1 VBATT \succeq



Theory of Operation

Overview

The RF9810 is designed for use as the final portion of the transmit section in mobile phones covering the GSM850/EGSM900 and DCS1800/PCS1900 frequency bands. The RF9810 is a high power, dual mode GSM/EDGE, power amplifier module containing RFMD's patented PowerStar® Architecture. The module includes a multi-function CMOS controller, GaAs HBT power amplifier, and pHEMT front end antenna switch. The integrated power control loop can be driven directly from the baseband DAC to provide a very predictable power output which enables handset manufacturers to achieve simple and efficient phone calibration in production.

Additional Features

Power Flattening Circuit

When a mismatch is presented to the antenna of the phone, the output impedance presented to the PA also varies resulting in variation of output power and current. This can compromise the PA's ability to maintain the minimum output power required for calls, and limit the total radiated power (TRP), to meet the requirements of governmental agencies and cellular service providers. The PFC sets a reference voltage into 50Ω and the Internal feedback loop corrects for impedance variation by reducing the power and current variation into mismatch conditions.

V_{RAMP} Filtering

The V_{RAMP} control voltage is received from the Baseband DAC. The DAC signal is usually in the form of a staircase waveform related to the DAC bit resolution and the timing of the power steps. The staircase waveform usually requires some filtering to smooth out the waveform and reduce any unwanted spectral components showing up in the switching spectra of the RF output signal. A simple RC filter maybe integrated into the Baseband, Transmit module or with discrete components between the two.

V_{BATT} Tracking/ V_{RAMP} Limiter

This circuit monitors the relationship of the battery voltage and V_{RAMP}/V_{CC} used to control the PA. At low V_{BATT} levels the FET pass-device which controls V_{CC} can enter into a saturation region which can increase switching transients. The saturation detection circuit automatically monitors the battery voltage and produces a correction so that V_{CC} is reduced, thus preventing the power control loop from reaching saturation and inducing switching transients.

EDGE Low Power Option

In EDGE mode the PA operates in the linear region and the P_{OUT} is controlled by the P_{IN} . Since the phone tends to operate most of its time in the lower to mid power ranges the bias can be adjusted to optimize efficiency. The RF9810 quiescent current can be changed in the power amplifier when operating at lower output power levels by setting V_{RAMP} to 0.5V which will change high power mode to low power mode.



Modes of Operation: Saturated GMSK and Linear EDGE

The design of a dual mode power amplifier module is a challenging process involving many circuit compromises and performance tradeoffs to allow best performance in both the saturated and linear operating regions. This is most demanding in achieving best performance between GSM efficiency and EDGE linearity requirements.

In GSM mode, the GMSK modulation is a constant envelope and the useful data is entirely included in the phase of the signal. Since the constant envelope is not sensitive to amplitude non-linearities caused by the PA, the amplifier can operate in saturation mode (deep class AB or class C) for optimum efficiency.

In EDGE mode, the 8PSK signal has information encoded in both amplitude and phase, which requires a linear power amplifier (Class A) to transfer the 8PSK modulation with minimal distortion.

In a dual mode module, tuning of the load line must be balanced between GSM efficiency and EDGE linearity. The result is slightly lower GSM efficiency than a single mode (saturated only) power amplifier module. Figure 1 shows the Power Amplifier operating regions in GSM and EDGE mode.




Figure 1. Power Amplifier Operating Regions in GSM/EDGE Mode



GSM (saturated) MODE:

In GSM mode, RF9810 operates as a traditional PowerStar® module. The basic circuit diagram is shown in the Figure 2.




Figure 2. Basic PowerStar® Circuit Diagram

The control circuit receives a DAC voltage (V_{RAMP}) to set the required output power for the phone. The PowerStar® I architectures multiples the V_{RAMP} voltage level and regulates it at the collector (V_{CC}) of all three stages of the amplifier, holding the stages in saturation. The base bias is fixed at a point that is at least deep class AB or class C. By holding the PA in saturation, performance sensitivity is essentially eliminated to temperature, frequency, voltage and input drive level ensuring robust performance within the ETSI power vs time mask.

The regulation of power is demonstrated in Equation 1. The equation shows that load impedance affects output power, but to a lesser degree than the V_{CC} supply variations. Since the architecture regulates V_{CC} , the dominant cause of power variation is eliminated. The control loop provides a very linear relationship between V_{RAMP} and P_{OLIT} .

$$P_{OUT} = 10\log \frac{(2 \cdot V_{CC} - V_{SAT})^2}{8 \cdot R1 \cdot 10^{-3}}$$

Equation 1. Output Power versus Voltage Relationship

The RF signal applied at the RFIN pin must be a constant amplitude signal and should be high enough to saturate the amplifier in the GSM mode. The input power (P_{IN}) range is indicated in the specifications. Power levels below this range will result in reduced maximum output power and the potential for more variation of output power over extreme conditions. Higher input power is unnecessary and will require more current in the circuitry driving the power amplifier further into saturation which could also result in lower output power.

EDGE (Linear) MODE

In EDGE mode, Vramp is fixed and the output power is directly controlled by input power.

The RF signal applied to the RFIN pin must be accurately controlled to produce the desired output amplitude and burst ramping. The RFIN power must be maintained so that the amplifier is operating in its linear region. If the input drive is too high, the amplifier will begin to saturate causing the ACPR and EVM performance to degrade. The most sensitive of these is typically the +/-400kHz offset ACPR. As the amplifier approaches saturation, this will be the first parameter to show significant degradation.




Since the PAM operates as a gain block in EDGE mode, gain variation over extreme conditions must be considered when determining the output power that a specific input power will produce. Special attention must be given to ensure that the output power of the PA does not go higher than the maximum linear output that the PA can provide with acceptable EVM and ACPR performance.

A large portion of the total current in a linear amplifier is necessary to bias the transistors so that the output remains in the linear region. In an EDGE system where there is a range of power control levels, an amplifier biased to operate at a high power will be very inefficient at low power levels. Conversely, an amplifier biased to operate at a low power will not be linear at high power levels. Refer to the low power mode feature.

Power On (Timing) Sequence

In the Power-On Sequence, there are some important set-up times associated with the control signals of the TxM. Refer to the logic table for control signal functions. One of the critical relationships is the settling time between TXEN going high and when V_{RAMP} can begin to increase. This time is often referred to as the "pedestal" and is required so that the internal power control loop and bias circuitry can settle after being turned on. The PowerStar® architecture usually requires approximately 1µs to 2µs for proper settling of the power control loop.




GMSK Power On Sequence:

- 1. Apply VBATT
- 2. Apply GpCtrl2, GpCtrl1, GpCtrl0
- 3. Apply minimum VRAMP ("0.25V)
- 4. Apply TX_EN
- 5. Apply VRAMP for desired output

RFIN can be applied at any time. For good transient response it must be applied before power ramp begins.

The Power Down Sequence is the reverse order of the Power On Sequence.



8PSK/ TD-SCDMA Power On Sequence:

- Apply VBATT
- 2. Apply GpCtrl2, GpCtrl1, GpCtrl0
- Apply TX_EN
 Ramp RFIN amplitude for desired

VRAMP is a constant DC input and can be applied anytime after Vbatt


The Power Down Sequence is the reverse order of the Power On Sequence



Power Ramping


The V_{RAMP} waveform must be created such that the output power falls into the ETSI power versus time mask. The ability to ramp the RF output power to meet ETSI switching transient and time mask requirements partially depends upon the predictability of output power versus V_{RAMP} response of the power amplifier. The PowerStar® control loop is very capable of meeting switching transient requirements with the proper raised cosine waveform applied to the V_{RAMP} input. Ramps usually fall within the $12\,\mu s$ to $14\,\mu s$ time to control switching transients at high power levels. Faster ramps usually have a steeper transition creating higher transients. Slower ramps may have difficulty meeting the time mask. Optimization needs to include all power levels as the time mask requirements change with P_{OUT} levels.

The diagram below is the ETSI time mask for a single GSM timeslot.






Application Schematic



- *All input, output, and antenna traces are 50W microstrip.
- **VBATT capacitor value may change depending on application.
- ***Series capacitors C5 C8 are required to block the DC voltage that is present on the RX pins. RX ports usually connect to SAW filters. C13 C16 will be useful to provide the most flexibility for optimally matching the RX ports to the SAW filter for best RX performance. It may not needed depending on application
- ****The recommended ordering of the RX ports for transceiver layout compatibility and isolation requirements is as follows RX1=GSM850, RX2=EGSM900, RX3=DCS1800, and RX4=PCS1900.
- *****If placing an attenuation network on the input to the power amplifier, ensure that it is positioned on the transceiver side of the capacitor CI (or C2) to prevent adversely affecting the base biasing of the power amplifier.




Evaluation Board Schematic






Evaluation Board Layout Board Size 2.0" x 2.0"



Notes: All inputs, outputs, and antenna traces are $50\Omega\mbox{ micro}$ strip.



Package Drawing



Notes:

YY indicates year, WW indicates work week, and Trace Code is a sequential number assigned at device assembly.




PCB Design Requirements

PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3 µinch to 8µinch gold over 180µinch nickel.

PCB Land Pattern Recommendation

PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.



Note:

Shaded area represents pin 1 location.

ă

PCB STENCIL PATTERN Top View

Š



Tape and Reel

Carrier tape basic dimensions are based on EIA 481. The pocket is designed to hold the part for shipping and loading onto SMT manufacturing equipment, while protecting the body and the solder terminals from damaging stresses. The individual pocket design can vary from vendor to vendor, but width and pitch will be consistent.


Carrier tape is wound or placed onto a shipping reel either 330mm (13 inches) in diameter or 178mm (7 inches) in diameter. The center hub design is large enough to ensure the radius formed by the carrier tape around it does not put unnecessary stress on the parts.

Prior to shipping, moisture sensitive parts (MSL level 2a-5a) are baked and placed into the pockets of the carrier tape. A cover tape is sealed over the top of the entire length of the carrier tape. The reel is sealed in a moisture barrier ESD bag with the appropriate units of desiccant and a humidity indicator card, which is placed in a cardboard shipping box. It is important to note that unused moisture sensitive parts need to be resealed in the moisture barrier bag. If the reels exceed the exposure limit and need to be rebaked, most carrier tape and shipping reels are not rated as bakeable at 125°C. If baking is required, devices may be baked according to section 4, table 4-1, of Joint Industry Standard IPC/JEDEC J-STD-033.

The table below provides information for carrier tape and reels used for shipping the devices described in this document.

Tape and Reel

RFMD Part Number	Reel Diameter Inches (mm)	Hub Diameter Inches (mm)	Tape Width (mm)	Pocket Pitch (mm)	Feed	Units per Reel
RF9810TR13	13 (330)	4 (102)	12	8	Single	2500
RF9810TR7	7 (178)	2.4 (61)	12	8	Single	750



Direction of Feed

Ordering Information

Ordering Code	Description
RF9810	Quad-Band GSM850/EGSM900/DCS1800/PCS1900 Transmit Module
RF9810SB	Transmit Module 5-Piece Sample Pack
RF9810PCBA-41X	Fully Assembled Evaluation Board