

## **256Mb (16M x 16 bit) U $t$ RAM**

**INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.**

**NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY.**

**ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.**

1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

\* Samsung Electronics reserves the right to change products or specification without notice.

**Document Title**

**16Mx16 bit Synchronous Burst Uni-Transistor Random Access Memory**

**Revision History**

<b><u>Revision No.</u></b>	<b><u>History</u></b>	<b><u>Draft Date</u></b>	<b><u>Remark</u></b>
1.0	Finalized - Design target	Mar.13,2006	Final
2.0	Revised - Corrected tBC (1.2us -> 1.7us) - Corrected errata	May.29,2006	Final
3.0	Revised - Added DPD period to guarantee default mode (min 4ms)	Mar.28,2007	Final

**Table of Contents**

GENERAL DESCRIPTION..... 1

FEATURES & FUNCTION BLOCK DIAGRAM ..... 1

PRODUCT FAMILY ..... 1

TERMINOLOGY DESCRIPTION ..... 2

POWER UP SEQUENCE ..... 3

MODE STATE MACHINE..... 3

ABSOLUTE MAXIMUM RATINGS ..... 4

RECOMMENDED DC OPERATING CONDITIONS ..... 4

CAPACITANCE ..... 4

DC AND OPERATING CHARACTERISTICS..... 4

MRS (MODE REGISTER SET) ..... 5

    MRS CODE ..... 5

    MRS TIMING WAVEFORM (SOFTWARE) ..... 6

    MRS TIMING WAVEFORM (PS Pin)..... 7

    PAR (Partial Array Refresh) mode [A3~A1]..... 8

    DPD (Deep Power Down) mode [A4] ..... 8

    Burst Length [A7~A5] & Wrap [A12] ..... 9

    WAIT Configuration [A8] & WAIT Polarity [A13] ..... 9

    Latency [A11~A9] ..... 10

    Driver Strength [A17~A16]..... 10

    OPERATION MODE [A15~A14]..... 11

    MODE1. ASYNCHRONOUS READ / ASYNCHRONOUS WRITE MODE ..... 11

    MODE3. SYNCHRONOUS BURST READ / SYNCHRONOUS BURST WRITE MODE ..... 12

MODE 1 AC OPERATING CONDITIONS (ASYNCH. READ / ASYNCH. WRITE) ..... 13

    TIMING WAVEFORMS (ASYNCH. READ / ASYNCH. WRITE)..... 14

    Asynch. READ ..... 14

    Asynch. PAGE READ ..... 14

    Asynch. WRITE (1) ..... 15

    Asynch. WRITE (2) ..... 15

MODE 3 AC OPERATING CONDITIONS (SYNCH. READ / SYNCH. WRITE) ..... 16

    TIMING WAVEFORMS (SYNCH. READ / SYNCH. WRITE) ..... 17

    Burst READ - Fixed Latency ..... 17

    Burst READ - Variable Latency ..... 18

    Burst READ ( ADV Interrupt) - Fixed Latency..... 19

    Burst READ ( ADV Interrupt) - Variable Latency ..... 20

    Burst WRITE ..... 21

    Burst WRITE (ADV PULSE Interrupt)..... 22

    Burst READ STOP & Burst WRITE STOP ..... 23

    Burst READ followed by Burst WRITE ..... 24

    Burst WRITE followed by Burst READ ..... 25

# K1B5616BBM

# UtRAM


## 16M x 16 bit Synchronous Burst Uni-Transistor CMOS RAM

### GENERAL DESCRIPTION

The world is moving into the mobile multi-media era and therefore the mobile handsets need bigger & faster memory capacity to handle the multi-media data. SAMSUNG's UtRAM products are designed to meet all the request from the various customers who want to cope with the fast growing mobile market. UtRAM is the perfect solution for the mobile market with its low cost, high density and high performance feature. K1B5616BBM is fabricated by SAMSUNG's advanced CMOS technology using one transistor memory cell. The device supports the traditional SRAM like asynchronous operation (asynchronous page read and asynchronous write), and the fully synchronous operation (synchronous burst read and synchronous burst write). These two operation modes are defined through the mode register setting. The device also supports the special features for the standby power saving. Those are the Partial Array Refresh(PAR) mode, Deep Power Down(DPD) mode and internal TCSR (Temperature Compensated Self Refresh). The optimization of output drive strength is possible through the mode register setting to adjust for the different data loadings. Through this drive strength optimization, the device can minimize the noise generated on the data bus during read operation.

### FEATURES & FUNCTION BLOCK DIAGRAM

- Process technology: CMOS
- Organization: 16M x 16 bit
- Power supply voltage: 1.7V~1.95V
- Three state outputs
- Supports MRS (Mode Register Set)
  - $\overline{PS}$  pin set up
  - Software set up
- Supports power saving modes
  - PAR (Partial Array Refresh)
  - DPD (Deep Power Down)
  - Internal TCSR (Temperature Compensated Self Refresh)
- Supports driver strength optimization
- K1B5616BBM supports
  - Asynchronous read / Asynchronous write
  - Synchronous burst read / Synchronous burst write
- Synchronous burst operation
  - Max. clock frequency : 104MHz
  - Fixed and Variable read latency
  - 4 / 8 / 16 / 32 and Continuous burst
  - Wrap / No-wrap
  - Latency : 4(Variable) @ 104MHz
  - 3(Variable) @ 80MHz
  - 2(Variable) @ 66MHz
- Burst stop
- Burst read suspend
- Burst write data masking



### PRODUCT FAMILY

Product Family	Operating Mode <sup>1)</sup>	Operating Temp.	Vcc Range	Speed	Current Consumption	
					Standby (I <sub>SB1</sub> , Max.)	Operating (I <sub>CC2P</sub> , Max.)
K1B5616BBM-I	Mode 1 & Mode 3	Industrial(-25~85°C)	1.7~1.95V	104MHz	350µA < 85°C 200µA < 40°C	20mA

1) Mode1 : Asynchronous read / Asynchronous write  
 Mode3 : Synchronous burst read / Synchronous burst write

**TERMINOLOGY DESCRIPTION**


Name	Function	Type	Description
<b>CLK</b>	Clock	Input	Synchronizes the memory to the system operating frequency during synchronous operations. Commands are referenced to CLK.
<b><math>\overline{\text{ADV}}</math></b>	Address Valid	Input	Indicates that a valid address is present on the address inputs. Addresses can be latched on the rising edge of $\overline{\text{ADV}}$ during asynchronous READ and WRITE operations.
<b><math>\overline{\text{PS}}</math></b>	Mode Register set	Input	$\overline{\text{PS}}$ low enables Mode Register to be set and enables either PAR or DPD to be set.
<b><math>\overline{\text{CS}}</math></b>	Chip Select	Input	$\overline{\text{CS}}$ low enables the chip to be active $\overline{\text{CS}}$ high disables the chip and puts it into standby mode or deep power down mode.
<b><math>\overline{\text{OE}}</math></b>	Output Enable	Input	Enables the output buffers when LOW. when $\overline{\text{OE}}$ is HIGH, the output buffers are disabled.
<b><math>\overline{\text{WE}}</math></b>	Write Enable	Input	$\overline{\text{WE}}$ low enables the chip to start writing the data
<b><math>\overline{\text{LB}}</math></b>	Lower Byte (I/O <sub>0~7</sub> )	Input	$\overline{\text{UB}}$ ( $\overline{\text{LB}}$ ) low enables upper byte (lower byte) to allow data Input/output from I/O buffers.
<b><math>\overline{\text{UB}}</math></b>	Upper Byte (I/O <sub>8~15</sub> )	Input	
<b>A0~A23</b>	Address 0 ~ Address 23	Input	Inputs for addresses during READ and WRITE operations. Addresses are internally latched during READ and WRITE cycles.
<b>I/O0~I/O15</b>	Data Inputs / Outputs	Input/Output	Depending on $\overline{\text{UB}}$ or $\overline{\text{LB}}$ status, word(16-bit, $\overline{\text{UB}}$ & $\overline{\text{LB}}$ low) data, upper byte(8-bit, $\overline{\text{UB}}$ low & $\overline{\text{LB}}$ high) data or lower byte(8-bit, $\overline{\text{LB}}$ low & $\overline{\text{UB}}$ high) data is loaded
<b>VCC</b>	Voltage Source	Power	Device Power supply. Power supply for device core operation.
<b>VCCQ</b>	I/O Voltage Source	Power	I/O Power supply. Power supply for input/output buffers.
<b>VSS</b>	Ground Source	GND	Ground for device core operation
<b>VSSQ</b>	I/O Ground Source	GND	Ground for input/output buffers
<b><math>\overline{\text{WAIT}}</math></b>	Valid Data Indicator	Output	The $\overline{\text{WAIT}}$ signal is output signal indicating the status of the data on the bus whether or not it is valid. $\overline{\text{WAIT}}$ is asserted when a burst crosses a word-line boundary. $\overline{\text{WAIT}}$ is asserted and should be ignored during asynchronous and page mode operations.

# K1B5616BBM


# U<sub>t</sub>RAM

## POWER UP SEQUENCE

After  $V_{CC}$  and  $V_{CCQ}$  reach minimum operating voltage(1.7V), drive  $\overline{CS}$  High first and then drive  $\overline{PS}$  High. Then the device gets into the Power Up mode. Wait for minimum 200 $\mu$ s to get into the normal operation mode. During the Power Up mode, the standby current can not be guaranteed. To get the stable standby current level, at least one cycle of active operation should be implemented regardless of wait time duration. To get the appropriate device operation, be sure to keep the following power up sequence. MODE1(Asynchronous Read / Asynchronous Write) is set up after power up, but this mode is not always guaranteed.



## MODE STATE MACHINE



1) Refer to MRS(Mode Register Set).

**ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	Ratings	Unit
Voltage on any pin relative to V <sub>ss</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.2 to V <sub>CCQ</sub> +0.3V	V
Power supply voltage relative to V <sub>ss</sub>	V <sub>CC</sub> , V <sub>CCQ</sub>	-0.2 to 2.5V	V
Power Dissipation	P <sub>D</sub>	1.0	W
Storage temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>A</sub>	-25 to 85	°C

1) Stresses greater than "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

Item	Symbol	Min	Typ	Max	Unit
Power supply voltage(Core)	V <sub>CC</sub>	1.7	1.8	1.95	V
Power supply voltage(I/O)	V <sub>CCQ</sub>	1.7	1.8	1.95	V
Ground	V <sub>ss</sub> , V <sub>SSQ</sub>	0	0	0	V
Input high voltage	V <sub>IH</sub>	0.8 x V <sub>CCQ</sub>	-	V <sub>CCQ</sub> +0.2 <sup>2)</sup>	V
Input low voltage	V <sub>IL</sub>	-0.2 <sup>3)</sup>	-	0.4	V

1. T<sub>A</sub>=-25 to 85°C, otherwise specified.
2. Overshoot: V<sub>CCQ</sub>+1.0V in case of pulse width ≤20ns. Overshoot is sampled, not 100% tested.
3. Undershoot: -1.0V in case of pulse width ≤20ns. Undershoot is sampled, not 100% tested.

**CAPACITANCE** (f=1MHz, T<sub>A</sub>=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	8	pF
Input/Output capacitance	C <sub>IO</sub>	V <sub>IO</sub> =0V	-	8	pF

**DC AND OPERATING CHARACTERISTICS**

Item	Symbol	Test Conditions	Min	Typ	Max	Unit		
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>ss</sub> to V <sub>CCQ</sub>	-1	-	1	μA		
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}=V_{IH}$ , $\overline{PS}=V_{IH}$ , $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ , V <sub>IO</sub> =V <sub>ss</sub> to V <sub>CCQ</sub>	-1	-	1	μA		
Average Operating Current(Async)	I <sub>CC2</sub>	Cycle time=70ns, I <sub>IO</sub> =0mA <sup>4)</sup> , 100% duty, $\overline{CS}=V_{IL}$ , $\overline{PS}=V_{IH}$ , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub>	-	-	35	mA		
	I <sub>CC2P</sub>	Cycle time=t <sub>RC</sub> +3t <sub>PC</sub> , I <sub>IO</sub> =0mA <sup>4)</sup> , 100% duty, $\overline{CS}=V_{IL}$ , $\overline{PS}=V_{IH}$ , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub>	-	-	20	mA		
Average Operating Current(Sync)	I <sub>CC3</sub>	Burst Length 4, Latency 5, 80MHz, I <sub>IO</sub> =0mA <sup>4)</sup> , Address transition 1 time, $\overline{CS}=V_{IL}$ , $\overline{PS}=V_{IH}$ , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub>	-	-	35	mA		
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> =0.1mA	-	-	0.2	V		
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-0.1mA	1.4	-	-	V		
Standby Current(CMOS)	I <sub>SB1</sub> <sup>1)</sup>	$\overline{CS} \geq V_{CCQ}-0.2V$ , $\overline{PS} \geq V_{CCQ}-0.2V$ , Other inputs=V <sub>ss</sub> or V <sub>CCQ</sub> (Toggle is not allowed) <sup>5)</sup>	< 40°C	-	-	200	μA	
			< 85°C	-	-	350	μA	
Partial Refresh Current	I <sub>SBP</sub> <sup>2)</sup>	$\overline{PS} \leq 0.2V$ , $\overline{CS} \geq V_{CCQ}-0.2V$ , Other inputs=V <sub>ss</sub> or V <sub>CCQ</sub> (Toggle is not allowed) <sup>5)</sup>	< 40°C	1/2 Block	-	-	180	μA
				1/4 Block	-	-	150	
			< 85°C	1/2 Block	-	-	250	μA
				1/4 Block	-	-	220	
Deep Power Down Current	I <sub>SD</sub>	$\overline{PS} \leq 0.2V$ , $\overline{CS} \geq V_{CCQ}-0.2V$ , Other inputs=V <sub>ss</sub> or V <sub>CCQ</sub> (Toggle is not allowed) <sup>5)</sup>	< 85°C		-	-	10	μA

1. I<sub>SB1</sub> is measured after 60ms after CS high. CLK should be fixed at high or at Low.
2. Full Array Partial Refresh Current(I<sub>SBP</sub>) is same as Standby Current(I<sub>SB1</sub>).
3. Internal TCSR (Temperature Compensated Self Refresh) is used to optimize refresh cycle below 40°C.
4. I<sub>IO</sub>=0mA; This parameter is specified with the outputs disabled to avoid external loading effects.
5. V<sub>IN</sub>=0V; all inputs should not be toggle.

# K1B5616BBM

# UtRAM

## MRS (MODE REGISTER SET)

The mode registers store the values for the various modes to make UtRAM suitable for a various applications through MRS. There are two ways to perform MRS. One is PS pin MRS and the other is Software MRS. The mode registers have lots of fields and each field consists of several options. Refer to the Table below for detailed Mode Register Setting. A19~A23 addresses are "Don't care" in Mode Register Setting.

### MRS CODE

MRS code consists of 12 categories and several options in each category. RARS, PARA, PAR and DPD are related to power saving, BL, WC, Latency, Wrap, WP, MS and IL are related to bus operation and DS is related to device output impedance.

### Mode Register Setting according to field of function

Address	A18	A17~A16	A15~A14	A13	A12	A11~A9	A8	A7~A5	A4	A3	A2	A1~A0
Function	IL	DS	MS	WP	Wrap	Latency	WC	BL	DPD	PAR	PARA	PARS

Initial Latency		Driver Strength			Mode Select							
A18	IL	A17	A16	DS	A15	A14	MS					
0	Fixed	0	0	Full Drive	0	0	Mode 1(Async. 4 Page Read / Async. Write)					
1	Variable	0	1	1/2 Drive	1	0	Mode 3(Sync. Burst Read / Sync. Burst Write)					
		1	0	1/4 Drive								

WAIT Polarity		Wrap		Latency Count				Wait Configuration		Burst Length			
A13	WP <sup>1)</sup>	A12	Wrap	A11	A10	A9	Latency	A8	WC	A7	A6	A5	BL
0	Low Enable	0	Wrap	1	0	0	2	0	One clock prior	0	1	0	4 word
1	High Enable	1	No-Wrap	0	0	0	3	1	At data	0	1	1	8 word
				0	0	1	4			1	0	0	16 word
				0	1	0	5			1	0	1	32 word
				0	1	1	6			1	1	1	Continuous <sup>2)</sup>
				1	0	1	7						
				1	1	0	8						
				1	1	1	9						

Deep Power Down		Partial Array Refresh		PAR Array		PAR Size		
A4	DPD	A3	PAR	A2	PARA	A1	A0	PARS
0	DPD Enable	0	PAR Enable	0	Bottom Array	0	0	Full Array
1	DPD Disable	1	PAR Disable	1	Top Array	1	0	1/2 Array
						1	1	1/4 Array

[Note]

- A19~A23 addresses are "Don't care" & reserved for future use.
- The default modes are set automatically after power up or DPD exit.
  - \* Default modes: Async. Read and Async. Write / DPD disable / PAR disable
  - \* Once the device enters DPD mode, the DPD mode should last over 4ms or the default mode can not be guaranteed after DPD exit.

- Mode Change Rules.

Mode1 to Mode3 : 1 dummy write(to any address with any data) is necessary before setting Mode3

\* Dummy write: Dummy write timing is just the same with normal write timing. It is necessary because 'Late write' is applied to Asynchronous write as in Mode1.

\* Late write: The data that is latched in previous write cycle is written in the address that is also latched in previous write cycle when Write starts. And current data and address are latched when Write ends. (WE high or CS high, whichever comes first)

Mode3 to Mode1 : 1 dummy write is necessary before setting Mode1

\* Dummy write: The data and the address should be the same with those which are used during Mode1 to Mode3 transition.

1) WP[0]: The data is available when  $\overline{\text{WAIT}}$  signal is High. All the timings in this spec are illustrated based on this mode.

WP[1]: The data is available when WAIT signal is Low.

2) Refresh command will be denied during continuous operation.  $\overline{\text{CS}}$  low should not be longer than tBC(max. 1.7us)





**K1B5616BBM**

**UtRAM**

**MRS TIMING WAVEFORM (SOFTWARE)**

Software MRS timing consists of 5 Read cycles. Each cycle is normal Read cycle.  $\overline{CS}$  pin should be toggling between cycles. 1st, 2nd and 3rd cycle should be FFFFFFFF(h), 4th cycle should be FFFEFF(h) and 5th cycle should be MRS code



Note) Above timing and address condition should not be used in the normal operation. The above condition should be used only for the mode register setting purpose.

**AC CHARACTERISTICS**


Parameter List	Symbol	Min	Max	Units	Parameter List	Symbol	Min	Max	Units
$\overline{ADV}$ setup time to clock	tADVS	3	-	ns	Read cycle time	tRCM	70	-	ns
$\overline{ADV}$ hold time from clock	tADVH	2	-	ns	$\overline{CS}$ high time	tCHM	10	-	ns
Address setup time to clock	tAS(B)	3	-	ns	$\overline{CS}$ low time	tCLM	60	-	ns
Address hold time from clock	tAH(B)	2	-	ns					

**K1B5616BBM**

**U<sub>t</sub>RAM**

**MRS TIMING WAVEFORM ( $\overline{PS}$  Pin)**

MRS can be implemented using by  $\overline{PS}$  pin. Serial assertion of control signals of  $\overline{CS}$ ,  $\overline{UB}$  &  $\overline{LB}$ ,  $\overline{PS}$  and  $\overline{WE}$  will get the device to be ready for MRS. MRS CODE should be set up before  $\overline{WE}$  low and keep the CODE until one of those control signals deserts. MRS terminates when one of those control signals deserts. Clock &  $\overline{ADV}$  are don't care in Asynchronous mode.



**AC CHARACTERISTICS**

	Parameter List	Symbol	Speed		Units
			Min	Max	
MRS	$\overline{CS}$ Low to $\overline{PS}$ Low	$t_{CLPL}$	0	-	ns
	$\overline{PS}$ Low to $\overline{WE}$ Low	$t_{PLWL}$	0	-	ns
	$\overline{WE}$ High to $\overline{PS}$ High	$t_{WHPH}$	0	-	ns
	$\overline{PS}$ High to $\overline{CS}$ High	$t_{PHCH}$	0	-	ns

**PAR (Partial Array Refresh) mode [A3~A1]**

User can select half array, a fourth array as active memory array. The active memory array is periodically refreshed(data stored), whereas the disabled array is not going to be refreshed and so the previously stored data will be invalid. When re-enabling additional portions of the array, the new portions are available immediately upon writing to the MRS.

**PAR mode execution;**


- 1) Mode Register Setting into PAR enable(A3=0)  
DPD enabled setting(A4=0) has higher priority to PAR enabled setting(A3=0). A4=1 is necessary to use PAR mode.
  - 2) PAR mode Enter; keep  $\overline{PS}$  signal at  $V_{IL}$  for longer than 0.5 $\mu$ s during standby mode (Mode Register: A4=1 & A3=0).
  - 3) PAR mode Exit; The device returns to the standby mode when  $\overline{PS}$  signal goes to  $V_{IH}$  during PAR mode.
- \* Mode register values are not changed after the device has been to PAR mode.

**DPD (Deep Power Down) mode [A4]**

The deep power down mode disables all the refresh related activities. This mode can be used when the system needs to save power. The data become invalid when DPD mode is executed.

**DPD mode execution ;**

- 1) Mode Register Setting into DPD enable(A4=0)
  - 2) DPD mode Enter; keep  $\overline{PS}$  signal at  $V_{IL}$  for more than 0.5 $\mu$ s during standby mode (Mode Register: A4=0).
  - 3) DPD mode Exit; The device returns to initial State when  $\overline{PS}$  signal goes to  $V_{IH}$  during DPD mode. Wake up sequence is needed for the device to do normal operation.
- Mode register values are initialized to default value after the device has been to DPD mode.  
Once the device enters DPD mode, it should last over 4ms or the default mode can not be guaranteed after DPD exit.  
\* Default modes are Async. Read and Async. Write / DPD disable / PAR disable.



**STANDBY MODE CHARACTERISTICS**

Power Mode	Address (Bottom Array) <sup>2)</sup>	Address (Top Array) <sup>2)</sup>	Memory Cell Data	Standby <sup>3)</sup> (ISB1, <40°C)	Standby <sup>3)</sup> (ISB1, <85°C)	Wait Time(µs)
Standby(Full Array)	000000h ~ FFFFFFFh	000000h ~ FFFFFFFh	Valid <sup>1)</sup>	TBD	TBD	0
Partial Refresh(1/2 Block)	000000h ~ 7FFFFFFh	800000h ~ FFFFFFFh	Valid <sup>1)</sup>	TBD	TBD	0
Partial Refresh(1/4 Block)	000000h ~ 3FFFFFFh	C00000h ~ FFFFFFFh	Valid <sup>1)</sup>	TBD	TBD	0
Deep Power Down	000000h ~ FFFFFFFh		Invalid	TBD	TBD	200

1. Only the data in the selected block are valid
2. PAR Array can be selected through Mode Register Set
3. Standby mode is supposed to be set up after at least one active operation after power up.  
ISB1 is measured after 60ms from the time when standby mode is set up.

**K1B5616BBM**

**UtRAM**

**Burst Length [A7~A5] & Wrap [A12]**

The device supports 4 word, 8 word, 16 word, 32 word and Continuous burst read or write. and Wrap & No-Wrap are supported for Burst sequence.


Burst Address Sequence(Decimal)					
Mode	Start	4 word	8 word	16 word	32 word
WRAP	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15	0 - 1 - 2 - 3 - 4 - 5 ~ 26-27-28-29-30-31
	1	1-2-3-0	1-2-3-4-5-6-7-0	1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-0	1 - 2 - 3 - 4 - 5 - 6 ~ 27-28-29-30-31 - 0
	2	2-3-0-1	2-3-4-5-6-7-0-1	2-3-4-5-6-7-8-9-10-11-12-13-14-15-0-1	2 - 3 - 4 - 5 - 6 - 7 ~ 28-29-30-31 - 0 - 1
	3	3-0-1-2	3-4-5-6-7-0-1-2	3-4-5-6-7-8-9-10-11-12-13-14-15-0-1-2	3 - 4 - 5 - 6 - 7 - 8 ~ 29-30-31- 0 - 1 - 2
	~		~	~	~
	7		7-0-1-2-3-4-5-6	7-8-9-10-11-12-13-14-15-0-1-2-3-4-5-6	7 - 8 - 9 - 10 - 11 - 12 ~ 2 - 3 - 4 - 5 - 6
	~		~	~	~
	15			15-0-1-2-3-4-5-6-7-8-9-10-11-12-13-14	15-16-17-18-19-20 ~ 10- 11- 12- 13- 14
No-WRAP	0	0-1-2-3	0- 1- 2- 3- 4- 5- 6- 7	0- 1- 2- 3- 4- 5- 6- 7- 8- 9- 10- 11- 12-13-14-15	0 - 1 - 2 - 3 - 4 - 5 ~ 26-27-28-29-30-31
	1	1-2-3-4	1- 2- 3- 4- 5- 6- 7- 8	1- 2- 3- 4- 5- 6- 7- 8- 9- 10- 11- 12-13-14-15-16	1 - 2 - 3 - 4 - 5 - 6 ~ 27-28-29-30-31-32
	2	2-3-4-5	2- 3- 4- 5- 6- 7- 8- 9	2- 3- 4- 5- 6- 7- 8- 9- 10- 11- 12-13-14-15-16-17	2 - 3 - 4 - 5 - 6 - 7 ~ 28-29-30-31-32-33
	3	3-4-5-6	3- 4- 5- 6- 7- 8- 9-10	3- 4- 5- 6- 7- 8- 9- 10- 11- 12-13-14-15-16-17-18	3 - 4 - 5 - 6 - 7 - 8 ~ 29-30-31-32-33-34
	~		~	~	~
	7		7-8-9-10-11-12-13-14	7-8-9-10-11-12-13-14-15-16-17-18-19-20-21-22	7 - 8 - 9 - 10-11-12 ~ 33-34-35-36-37-38
	~		~	~	~
	15			15-16-17-18-19-20-21-22-23-24-25-26-27-28-29-30	15-16-17-18-19-20 ~ 41-42-43-44-45-46
31				31-32-33-34-35-36 ~ 57-58-59-60-61-62	

1. Continuous Burst mode needs to meet tBC(max. 1.7us) parameter.

**WAIT Configuration [A8] & WAIT Polarity [A13]**

The WAIT signal is output signal indicating the status of the data on the bus whether or not it is valid. WAIT configuration is to decide the timing when WAIT asserts or deserts. WAIT asserts (or deserts) one clock prior to the data when A8 is set to 0. (WAIT asserts (or deserts) at data clock when A8 is set to 1). WAIT polarity is to decide the WAIT signal level at which data is valid or invalid. Data is valid if WAIT signal is high when A13 is set to 0. (Data is valid if WAIT signal is low when A13 is set to 1). All the timing diagrams in this SPEC are illustrated based on following setup; [A13 : 0] and [A8 : 0].

Below timing shows WAIT signal's movement when word boundary crossing happens in No-wrap mode.



# K1B5616BBM


# U<sub>t</sub>RAM

## Latency [A11~A9]

The Latency stands for the number of clocks before the first data available from the burst command.

Item	Upto 66MHz		Upto 80MHz		Upto 104MHz	
	Fixed	Variable	Fixed	Variable	Fixed	Variable
Latency Set(A11:A10:A9)	4(0:0:1)	2(1:0:0)	5(0:1:0)	3(0:0:0)	7(1:0:1)	4(0:0:1)
Read Latency(min)	4	2 / 4 <sup>1)</sup>	5	3 / 5 <sup>1)</sup>	7	4 / 7 <sup>1)</sup>
1st Read data fetch clock	5th	3rd / 5th <sup>1)</sup>	6th	4th / 6th <sup>1)</sup>	8th	5th / 8th <sup>1)</sup>
Write Latency(min)	2	2	3	3	4	4
1st Write data loading clock	3rd	3rd	4th	4th	5th	5th

1) Delayed Latency should be taken when refresh is required or when burst read newly starts by ADV interrupt during burst read operation.



## Driver Strength [A17~A16]

The optimization of output driver strength is possible to adjust for the different data loadings. The device can minimize the noise generated on the data bus during read operation. The device supports full, 1/2 and 1/4 driver strength. The device's default mode is Full driver strength.

Driver Strength	Full	1 / 2	1 / 4
IMPEDANCE(typ.)	40Ω	90Ω	150Ω

1. Impedance values are typical values, not 100% tested.

**OPERATION MODE [A15~A14]**


**MODE1. ASYNCHRONOUS READ / ASYNCHRONOUS WRITE MODE**

**Asynchronous read operation**

Asynchronous read operation starts when  $\overline{CS}$ ,  $\overline{OE}$  and  $\overline{UB}$  or  $\overline{LB}$  are asserted. First data come out after random access time( $t_{AA}$ ) but second, third and fourth data come out after page access time( $t_{PA}$ ) when using the page addresses (A0, A1).  $\overline{PS}$  and  $\overline{WE}$  should be de-asserted during read operation. Clock,  $\overline{ADV}$  are don't care during read operation and  $\overline{WAIT}$  is Hi-Z.

**Asynchronous write operation**

Asynchronous write operation starts when  $\overline{CS}$ ,  $\overline{WE}$  and  $\overline{UB}$  or  $\overline{LB}$  are asserted.  $\overline{PS}$  and should be de-asserted during write operation. Clock,  $\overline{OE}$ ,  $\overline{ADV}$  are don't care during write operation and  $\overline{WAIT}$  signal is Hi-Z.



**FUNCTIONAL DESCRIPTION**

$\overline{CS}$	$\overline{PS}$	$\overline{OE}$	$\overline{WE}$	$\overline{LB}$	$\overline{UB}$	I/O <sub>0-7</sub>	I/O <sub>8-15</sub>	Mode	Power
H	H	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby
H	L	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Deselected	DPD or PAR
L	H	H	H	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Output Disabled	Active
L	H	X <sup>1)</sup>	X <sup>1)</sup>	H	H	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Dout	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Dout	Upper Byte Read	Active
L	H	L	H	L	L	Dout	Dout	Word Read	Active
L	H	H	L	L	H	Din	High-Z	Lower Byte Write	Active
L	H	H	L	H	L	High-Z	Din	Upper Byte Write	Active
L	H	H	L	L	L	Din	Din	Word Write	Active

1. X means "Don't care". X should be low or high state.
2. In asynchronous mode, Clock and  $\overline{ADV}$  are ignored. Clock and  $\overline{ADV}$  should be low or high state.
3.  $\overline{WAIT}$  pin is High-Z in Asynchronous mode.


**MODE3. SYNCHRONOUS BURST READ / SYNCHRONOUS BURST WRITE MODE**

**Synchronous Burst Read Operation**

Burst Read command is implemented when  $\overline{ADV}$  is detected low at clock rising edge.  $\overline{WE}$  should be de-asserted during Burst read, Burst Read operation re-starts whenever  $\overline{ADV}$  is detected low at clock rising edge even in the middle of Burst Read operation. Variable latency allows the U<sub>t</sub>RAM to be configured for minimum latency at high frequencies, but the controller must monitor  $\overline{WAIT}$  to detect any conflict with refresh cycles.

**Synchronous Burst Write Operation**

Burst Write command is implemented when  $\overline{ADV}$  &  $\overline{WE}$  are detected low at clock rising edge. Burst Write operation re-starts whenever  $\overline{ADV}$  is detected low at clock rising edge even in the middle of Burst Write operation. Write operations always use fixed latency.



**FUNCTIONAL DESCRIPTION**

$\overline{CS}$	$\overline{PS}$	$\overline{OE}$	$\overline{WE}$	$\overline{LB}$	$\overline{UB}$	I/O <sub>0-7</sub>	I/O <sub>8-15</sub>	CLK	$\overline{ADV}$	Mode	Power
H	H	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	X <sup>1)</sup>	X <sup>1)</sup>	Deselected	Standby
H	L	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	X <sup>1)</sup>	X <sup>1)</sup>	Deselected	PAR
L	H	H	H	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	X <sup>1)</sup>	H	Output Disabled	Active
L	H	X <sup>1)</sup>	X <sup>1)</sup>	H	H	High-Z	High-Z	X <sup>1)</sup>	H	Output Disabled	Active
L	H	X <sup>1)</sup>	H	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	⌋	⌋	Read Command	Active
L	H	L	H	L	H	Dout	High-Z	⌋	H	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Dout	⌋	H	Upper Byte Read	Active
L	H	L	H	L	L	Dout	Dout	⌋	H	Word Read	Active
L	H	X <sup>1)</sup>	L	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	⌋	⌋	Write Command	Active
L	H	H	X <sup>1)</sup>	L	H	Din	High-Z	⌋	H	Lower Byte Write	Active
L	H	H	X <sup>1)</sup>	H	L	High-Z	Din	⌋	H	Upper Byte Write	Active
L	H	H	X <sup>1)</sup>	L	L	Din	Din	⌋	H	Word Write	Active
L	L	H	L	L	L	High-Z	High-Z	⌋	⌋	Mode Register Set	Active

1. X means "Don't care". X should be low or high state.

2.  $\overline{WAIT}$  is device output signal so does not have any affect to the mode definition. Please refer to each timing diagram for  $\overline{WAIT}$  pin function.

**MODE 1 AC OPERATING CONDITIONS (ASYNCH. READ / ASYNCH. WRITE)**

**TEST CONDITIONS**

(Test Load and Test Input/Output Reference)

Input pulse level: 0.2 to V<sub>CCQ</sub>-0.2V


Input rising and falling time: 3ns

Input and output reference voltage: 0.5 x V<sub>CCQ</sub>

Output load: C<sub>L</sub>=30pF

V<sub>CC</sub>: 1.7V~1.95V

T<sub>A</sub>: -25°C~85°C



**AC CHARACTERISTICS**

Parameter List		Symbol	Speed		Units
			Min	Max	
Common	$\overline{CS}$ High Pulse Width	t <sub>CSHP(A)</sub>	10	-	ns
Asynch. Read	Read Cycle Time	t <sub>RC</sub>	70	-	ns
	Page Read Cycle Time	t <sub>PC</sub>	20	-	ns
	Address Access Time	t <sub>AA</sub>	-	70	ns
	Page Access Time	t <sub>PA</sub>	-	20	ns
	Chip Select to Output	t <sub>CO</sub>	-	70	ns
	Output Enable to Valid Output	t <sub>OE</sub>	-	20	ns
	$\overline{UB}$ , $\overline{LB}$ Access Time	t <sub>BA</sub>	-	20	ns
	Chip Select to Low-Z Output	t <sub>LZ</sub>	10	-	ns
	$\overline{UB}$ , $\overline{LB}$ Enable to Low-Z Output	t <sub>BLZ</sub>	5	-	ns
	Output Enable to Low-Z Output	t <sub>OLZ</sub>	5	-	ns
	Chip Disable to High-Z Output	t <sub>CHZ</sub>	0	10	ns
	$\overline{UB}$ , $\overline{LB}$ Disable to High-Z Output	t <sub>BHZ</sub>	0	10	ns
	Output Disable to High-Z Output	t <sub>OHZ</sub>	0	10	ns
	Output Hold	t <sub>OH</sub>	5	-	ns
Asynch. Write	Write Cycle Time	t <sub>WC</sub>	70	-	ns
	Chip Select to End of Write	t <sub>CW</sub>	60	-	ns
	Address Set-up Time to Beginning of Write	t <sub>AS</sub>	0	-	ns
	Address Valid to End of Write	t <sub>AW</sub>	60	-	ns
	$\overline{UB}$ , $\overline{LB}$ Valid to End of Write	t <sub>BW</sub>	60	-	ns
	Write Pulse Width	t <sub>WP</sub>	55 <sup>1)</sup>	-	ns
	$\overline{WE}$ High Pulse Width	t <sub>WHP</sub>	5	-	ns
	Write Recovery Time	t <sub>WR</sub>	0	-	ns
	Data to Write Time Overlap	t <sub>DW</sub>	20	-	ns
	Data Hold from Write Time	t <sub>DH</sub>	0	-	ns


1. t<sub>WP</sub>(min)=70ns for continuous write without CS toggling longer than 1.7us  
 2. The High-Z timings measure a 100mV transition from either V<sub>OH</sub> or V<sub>OL</sub> toward V<sub>CCQ</sub> x 0.5  
 3. The Low-Z timings measure a 100mV transition away from the High-Z level toward either V<sub>OH</sub> or V<sub>OL</sub>.



**TIMING WAVEFORMS (ASYNCH. READ / ASYNCH. WRITE)**


**Asynch. READ**

(PS=VIH, WE=VIH, WAIT=High-Z)



**Asynch. PAGE READ**

(PS=VIH, WE=VIH, WAIT=High-Z)




1. tCHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, tCHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.
3. In asynchronous read cycle, Clock and ADV signals are ignored.
4. If invalid address signals shorter than min. tRC are continuously repeated for over 1.7us, the device needs a normal read timing(tRC) or needs to sustain standby state for min. tRC at least once in every 1.7us.
5. In asynchronous 4 page read cycle, Clock and ADV signals are ignored.

K1B5616BBM

U<sub>t</sub>RAM


**Asynch. WRITE (1)**

(PS=VIH, OE=VIH, WAIT=High-Z, WE Controlled)



**Asynch. WRITE (2)**

(PS=VIH, OE=VIH, WAIT=High-Z, UB & LB Controlled)




1. A write occurs during the overlap(t<sub>WP</sub>) of low  $\overline{CS}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS}$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneously asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $\overline{CS}$  goes high or  $\overline{WE}$  goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.
2. t<sub>CS</sub> is measured from the  $\overline{CS}$  going low to the end of write.
3. t<sub>AS</sub> is measured from the address valid to the beginning of write.
4. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with  $\overline{CS}$  or  $\overline{WE}$  going high.
5. In asynchronous write cycle, Clock and  $\overline{ADV}$  signals are ignored.
6. Condition for continuous write operation over 15 times : t<sub>WP(min)</sub>=70ns

**MODE 3 AC OPERATING CONDITIONS (SYNCH. READ / SYNCH. WRITE)**

**TEST CONDITIONS**

(Test Load and Test Input/Output Reference)  
 Input pulse level: 0.2 to Vcc-0.2V  
 Input rising and falling time: 1ns  
 Input and output reference voltage: 0.5 x Vcc  
 Output load: CL=30pF  
 Vcc:1.7V~1.95V  
 TA: -25°C~85°C



**AC CHARACTERISTICS**

Parameter List		Symbol	66MHz		80MHz		104MHz		Units
			Min	Max	Min	Max	Min	Max	
Burst Operation (Common)	Clock Cycle Time	T	15	200	12.5	200	9.6	200	ns
	Burst Cycle Time	tBC	-	1700	-	1700	-	1700	ns
	Address Set-up Time to clock	tAS(B)	3	-	3	-	3	-	ns
	Address Hold Time from clock	tAH(B)	2	-	2	-	2	-	ns
	$\overline{ADV}$ Setup Time to clock	tADVS	3	-	3	-	3	-	ns
	$\overline{ADV}$ Hold Time from clock	tADVH	2	-	2	-	2	-	ns
	$\overline{CS}$ Setup Time to clock	tCSS(B)	3	-	3	-	3	-	ns
	$\overline{CS}$ High to New $\overline{ADV}$ Low (Burst Stop)	tBSADV	0	-	0	-	0	-	ns
	$\overline{CS}$ Low Hold Time from Clock(Burst Stop)	tCSLH	2	-	2	-	2	-	ns
	$\overline{CS}$ High Pulse Width	tCSHP	5	-	5	-	5	-	ns
	$\overline{CS}$ Low to $\overline{WAIT}$ Low	tWL	-	12	-	12	-	12	ns
	Clock to $\overline{WAIT}$ High	tWH	-	11	-	9	-	7	ns
$\overline{CS}$ High to $\overline{WAIT}$ High-Z	tWZ	-	10	-	10	-	10	ns	
Burst Read Operation	$\overline{UB}, \overline{LB}$ Low to End of Latency Clock	tBEL	20	-	20	-	20	-	ns
	$\overline{OE}$ Low to End of Latency Clock	toEL	20	-	20	-	20	-	ns
	$\overline{UB}, \overline{LB}$ Low to Low-Z Output	tBLZ	5	-	5	-	5	-	ns
	$\overline{OE}$ Low to Low-Z Output	toLZ	5	-	5	-	5	-	ns
	Clock Rising to Data Output	tCD	-	11	-	9	-	7	ns
	Output Hold from clock	tOH(B)	2	-	2	-	2	-	ns
	Burst End Clock to Output High-Z	tHZ	-	10	-	10	-	10	ns
	$\overline{CS}$ High to Output High-Z	tCHZ	-	10	-	10	-	10	ns
	$\overline{OE}$ High to Output High-Z	toHZ	-	10	-	10	-	10	ns
$\overline{UB}, \overline{LB}$ High to Output High-Z	tBHZ	-	10	-	10	-	10	ns	

1. Refresh can not be implemented when tBSADV is in the range of 0ns ~ 13ns. It may cause Refresh fail to use the device under that condition over 1.7us without CS toggling. To avoid Refresh fail, 13ns for all frequency is needed for tBSADV.
2. The High-Z timings measure a 100mV transition from either VOH or VOL toward VCCQ x 0.5
3. The Low-Z timings measure a 100mV transition away from the High-Z level toward either VOH or VOL.


Burst Write Operation	$\overline{WE}$ Set-up Time to Clock	twES	3	-	3	-	3	-	ns
	$\overline{WE}$ Hold Time from Clock	tWEH	2	-	2	-	2	-	ns
	$\overline{UB}, \overline{LB}$ Set-up Time to Clock	tBS	3	-	3	-	3	-	ns
	Burst End clock to New $\overline{ADV}$ Low	tBEADV	0	-	0	-	0	-	ns
	$\overline{UB}, \overline{LB}$ Hold Time from Clock	tBH	2	-	2	-	2	-	ns
	Byte Masking Set-up Time to Clock	tBMS	3	-	3	-	3	-	ns
	Byte Masking Hold Time from Clock	tBMH	2	-	2	-	2	-	ns
	Write Data Set-up Time to Clock	tDS	3	-	3	-	3	-	ns
Write Data Hold Time from Clock	tDHC	2	-	2	-	2	-	ns	

1. Refresh can not be implemented when tBEADV is in the range of 0ns ~ 13ns. It may cause Refresh fail to use the device under that condition over 1.7us without CS toggling. To avoid Refresh fail, 13ns for all frequency is needed for tBEADV.

TIMING WAVEFORMS (SYNCH. READ / SYNCH. WRITE)

Burst READ - Fixed Latency

(PS=VIH, WE=VIH, WAIT=High-Z, Latency=4, Burst Length=4, WP=Low enable, WC=one clock prior to the data)



1. /WAIT Low(tWL) : Data not available(driven by  $\overline{CS}$  low going edge or  $\overline{ADV}$  low going edge)  
 /WAIT High(tWH) : Data available(driven by Latency-1 clock)  
 /WAIT High-Z(tWZ) : Data don't care(driven by  $\overline{CS}$  high going edge)
2. Multiple clock risings are allowed during low ADV period. The data starts after set Latency from the last clock rising.
3. Burst operation should not be longer than tBC(1.7 $\mu$ s)

AC CHARACTERISTICS


Symbol	66MHz		80MHz		104MHz		Units	Symbol	66MHz		80MHz		104MHz		Units
	Min	Max	Min	Max	Min	Max			Min	Max	Min	Max	Min	Max	
T	15	200	12.5	200	9.6	200	ns	tBLZ	5	-	5	-	5	-	ns
tBC	-	1700	-	1700	-	1700	ns	tOLZ	5	-	5	-	5	-	ns
tADVS	3	-	3	-	3	-	ns	tHZ	-	10	-	10	-	10	ns
tADVH	2	-	2	-	2	-	ns	tCHZ	-	10	-	10	-	10	ns
tAS(B)	3	-	3	-	3	-	ns	tOHZ	-	10	-	10	-	10	ns
tAH(B)	2	-	2	-	2	-	ns	tBHZ	-	10	-	10	-	10	ns
tcSS(B)	3	-	3	-	3	-	ns	tCD	-	11	-	9	-	7	ns
tCSHP	5	-	5	-	5	-	ns	tOH(B)	2	-	2	-	2	-	ns
tBEL	20	-	20	-	20	-	ns	tWL	-	12	-	12	-	12	ns
tOEL	20	-	20	-	20	-	ns	tWH	-	11	-	9	-	7	ns
tWZ	-	10	-	10	-	10	ns								

**K1B5616BBM**

**U<sub>t</sub>RAM**

**Burst READ - Variable Latency**

(PS=VIH, WE=VIH, Latency=3, Burst Length=4, WP=Low Enable, WC=one clock prior to the data)



1. Delayed Latency should be taken increased when refresh is required. Refer to Latency Table.
2. /WAIT Low(tWL) : Data not available(driven by CS low going edge or ADV low going edge)  
 /WAIT High(tWH) : Data available(driven by Latency-1 clock)  
 /WAIT High-Z(tWZ) : Data don't care(driven by CS high going edge)
3. Multiple clock risings are allowed during low ADV period. The data starts after set Latency from the last clock rising.
4. Burst operation should not be longer than tBC(1.7µs).

**AC CHARACTERISTICS**


Symbol	66MHz		80MHz		104MHz		Units	Symbol	66MHz		80MHz		104MHz		Units
	Min	Max	Min	Max	Min	Max			Min	Max	Min	Max	Min	Max	
T	15	200	12.5	200	9.6	200	ns	tBLZ	5	-	5	-	5	-	ns
tBC	-	1700	-	1700	-	1700	ns	tOLZ	5	-	5	-	5	-	ns
tADVS	3	-	3	-	3	-	ns	tHZ	-	10	-	10	-	10	ns
tADVH	2	-	2	-	2	-	ns	tCHZ	-	10	-	10	-	10	ns
tAS(B)	3	-	3	-	3	-	ns	tOHZ	-	10	-	10	-	10	ns
tAH(B)	2	-	2	-	2	-	ns	tBHZ	-	10	-	10	-	10	ns
tCSS(B)	3	-	3	-	3	-	ns	tCD	-	11	-	9	-	7	ns
tCSHP	5	-	5	-	5	-	ns	tOH(B)	2	-	2	-	2	-	ns
tBEL	20	-	20	-	20	-	ns	tWL	-	12	-	12	-	12	ns
tOEL	20	-	20	-	20	-	ns	tWH	-	11	-	9	-	7	ns
tWZ	-	10	-	10	-	10	ns								

**K1B5616BBM**

**U<sub>t</sub>RAM**

**Burst READ (  $\overline{ADV}$  Interrupt) - Fixed Latency**

(PS=VIH, WE=VIH, WAIT=High-Z, Latency=4, Burst Length=4, WP=Low enable, WC=one clock prior to the data)



1. Refresh is blocked during  $\overline{ADV}$  Interrupt Read and continuous Burst Read by  $\overline{ADV}$  interrupt should not be longer than tBC (1.7us)
2. /WAIT Low(tWL) : Data not available(driven by  $\overline{CS}$  low going edge or  $\overline{ADV}$  low going edge)  
 /WAIT High(tWH) : Data available(driven by Latency-1 clock)  
 /WAIT High-Z(tWZ) : Data don't care(driven by  $\overline{CS}$  high going edge)
3. Multiple clock risings are allowed during low  $\overline{ADV}$  period but the First valid data come out after set Latency from the last clock rising.
4. Burst interrupt is allowable after the first data received by controller.

**AC CHARACTERISTICS**


Symbol	66MHz		80MHz		104MHz		Units	Symbol	66MHz		80MHz		104MHz		Units
	Min	Max	Min	Max	Min	Max			Min	Max	Min	Max	Min	Max	
T	15	200	12.5	200	9.6	200	ns	tBLZ	5	-	5	-	5	-	ns
tBC	-	1700	-	1700	-	1700	ns	tOLZ	5	-	5	-	5	-	ns
tADVS	3	-	3	-	3	-	ns	tHZ	-	10	-	10	-	10	ns
tADVH	2	-	2	-	2	-	ns	tCHZ	-	10	-	10	-	10	ns
tAS(B)	3	-	3	-	3	-	ns	tOHZ	-	10	-	10	-	10	ns
tAH(B)	2	-	2	-	2	-	ns	tBHZ	-	10	-	10	-	10	ns
tcSS(B)	3	-	3	-	3	-	ns	tCD	-	11	-	9	-	7	ns
tcSHP	5	-	5	-	5	-	ns	tOH(B)	2	-	2	-	2	-	ns
tBEL	20	-	20	-	20	-	ns	tWL	-	12	-	12	-	12	ns
tOEL	20	-	20	-	20	-	ns	tWH	-	11	-	9	-	7	ns
tWZ	-	10	-	10	-	10	ns								

K1B5616BBM

U<sub>t</sub>RAM

**Burst READ ( ADV Interrupt) - Variable Latency**

(PS=VIH, WE=VIH, WAIT=High-Z, Latency=3,Burst Length=4,WP=Low enable, WC=one clock prior to the data)



1. Delayed latency is taken for Burst READ by  $\overline{ADV}$  interrupt. Refer to Latency Table.
2. Refresh is blocked during ADV Interrupt Read and continuous Burst Read by ADV interrupt should not be longer than tBC(1.7us)
3. /WAIT Low(tWL) : Data not available(driven by  $\overline{CS}$  low going edge or  $\overline{ADV}$  low going edge)  
 /WAIT High(tWH) : Data available(driven by Latency-1 clock)  
 /WAIT High-Z(tWZ) : Data don't care(driven by  $\overline{CS}$  high going edge)
4. Multiple clock risings are allowed during low  $\overline{ADV}$  period. The data come out after set Latency from the last clock rising.
5. Burst interrupt is allowable after the first data received by controller.

**AC CHARACTERISTICS**


Symbol	66MHz		80MHz		104MHz		Units	Symbol	66MHz		80MHz		104MHz		Units
	Min	Max	Min	Max	Min	Max			Min	Max	Min	Max	Min	Max	
T	15	200	12.5	200	9.6	200	ns	tBLZ	5	-	5	-	5	-	ns
tBC	-	1700	-	1700	-	1700	ns	tOLZ	5	-	5	-	5	-	ns
tADVS	3	-	3	-	3	-	ns	tHZ	-	10	-	10	-	10	ns
tADVH	2	-	2	-	2	-	ns	tCHZ	-	10	-	10	-	10	ns
tAS(B)	3	-	3	-	3	-	ns	tOHZ	-	10	-	10	-	10	ns
tAH(B)	2	-	2	-	2	-	ns	tBHZ	-	10	-	10	-	10	ns
tCSS(B)	3	-	3	-	3	-	ns	tCD	-	11	-	9	-	7	ns
tCSHP	5	-	5	-	5	-	ns	tOH(B)	2	-	2	-	2	-	ns
tBEL	20	-	20	-	20	-	ns	tWL	-	12	-	12	-	12	ns
tOEL	20	-	20	-	20	-	ns	tWH	-	11	-	9	-	7	ns
tWZ	-	10	-	10	-	10	ns								

**K1B5616BBM**

**U<sub>t</sub>RAM**

**Burst WRITE**

(PS=VIH, OE=VIH, Variable Latency=3, Burst Length=4, WP=Low Enable, WC=one clock prior to the data)



1. Refresh can not be implemented when  $t_{BEADV}$  is in the range of 0ns ~ 13ns. It may cause Refresh fail to use the device under that condition over 1.7 $\mu$ s without CS toggling. To avoid Refresh fail, 13ns for all frequency is needed for  $t_{BEADV}$ .
2. /WAIT Low( $t_{WL}$ ): Data not available(driven by CS low going edge or ADV low going edge)  
/WAIT High( $t_{WH}$ ): Data available(driven by Latency-1 clock)  
/WAIT High-Z( $t_{WZ}$ ): Data don't care(driven by CS high going edge)
3. Multiple clock risings are allowed during low ADV period. The data starts after set Latency from the last clock rising. The data starts after set Latency from the last clock rising.
4. Burst operation should not be longer than  $t_{BC}$ (1.7 $\mu$ s)

**AC CHARACTERISTICS**

Symbol	66MHz		80MHz		104MHz		Units	Symbol	66MHz		80MHz		104MHz		Units
	Min	Max	Min	Max	Min	Max			Min	Max	Min	Max	Min	Max	
$t_{CSHP}$	5	-	5	-	5	-	ns	$t_{DS}$	3	-	3	-	3	-	ns
$t_{BS}$	3	-	3	-	3	-	ns	$t_{DHC}$	2	-	2	-	2	-	ns
$t_{BH}$	2	-	2	-	2	-	ns	$t_{WL}$	-	12	-	12	-	12	ns
$t_{BMS}$	3	-	3	-	3	-	ns	$t_{WH}$	-	11	-	9	-	7	ns
$t_{BMH}$	2	-	2	-	2	-	ns	$t_{WZ}$	-	10	-	10	-	10	ns
$t_{WES}$	3	-	3	-	3	-	ns								
$t_{WEH}$	2	-	2	-	2	-	ns								




**K1B5616BBM**

**U<sub>t</sub>RAM**

**Burst WRITE (ADV PULSE Interrupt)**

(PS=VIH, OE=VIH, Variable Latency=3, Burst Length=4, WP=Low Enable, WC=one clock prior to the data)



- Multiple clock risings are allowed during low  $\overline{ADV}$  period. The data starts after set Latency from the last clock rising.
- $\overline{WAIT}$  Low( $t_{WL}$ ): Data not available(driven by  $\overline{CS}$  low going edge or  $\overline{ADV}$  low going edge)  
 $\overline{WAIT}$  High( $t_{WH}$ ): Data available(driven by Latency-1 clock)  
 $\overline{WAIT}$  High-Z( $t_{WZ}$ ): Data don't care(driven by  $\overline{CS}$  high going edge)
- Burst interrupt is allowable after the first data word written.

**AC CHARACTERISTICS**


Symbol	66MHz		80MHz		104MHz		Units	Symbol	66MHz		80MHz		104MHz		Units
	Min	Max	Min	Max	Min	Max			Min	Max	Min	Max	Min	Max	
$t_{CSHP}$	5	-	5	-	5	-	ns	$t_{DS}$	3	-	3	-	3	-	ns
$t_{BS}$	3	-	3	-	3	-	ns	$t_{DHC}$	2	-	2	-	2	-	ns
$t_{BH}$	2	-	2	-	2	-	ns	$t_{WL}$	-	12	-	12	-	12	ns
$t_{BMS}$	3	-	3	-	3	-	ns	$t_{WH}$	-	11	-	9	-	7	ns
$t_{BMH}$	2	-	2	-	2	-	ns	$t_{WZ}$	-	10	-	10	-	10	ns
$t_{WES}$	3	-	3	-	3	-	ns								
$t_{WEH}$	2	-	2	-	2	-	ns								

**K1B5616BBM**

**U<sub>t</sub>RAM**

**Burst READ STOP & Burst WRITE STOP**

(PS=VIH, Variable Latency=3, Burst Length=4, WP=Low Enable, WC=one clock prior to the data)



1. Refresh can not be implemented when tBEADV is in the range of 0ns ~ 13ns. It may cause Refresh fail to use the device under that condition over 1.7us without CS toggling. To avoid Refresh fail, 13ns for all frequency is needed for tBEADV.
2. Multiple clock risings are allowed during low ADV period. The data starts after set Latency from the last clock rising.
3. /WAIT Low(tWL) : Data not available(driven by CS low going edge or ADV low going edge)  
 /WAIT High(tWH) : Data available(driven by Latency-1 clock)  
 /WAIT High-Z(tWZ) : Data don't care(driven by CS high going edge)

**AC CHARACTERISTICS**


Symbol	66MHz		80MHz		104MHz		Units	Symbol	66MHz		80MHz		104MHz		Units
	Min	Max	Min	Max	Min	Max			Min	Max	Min	Max	Min	Max	
tCSHP	5	-	5	-	5	-	ns	tDS	3	-	3	-	3	-	ns
tBS	3	-	3	-	3	-	ns	tDHC	2	-	2	-	2	-	ns
tBH	2	-	2	-	2	-	ns	tWL	-	12	-	12	-	12	ns
tBMS	3	-	3	-	3	-	ns	tWH	-	11	-	9	-	7	ns
tBMH	2	-	2	-	2	-	ns	tWZ	-	10	-	10	-	10	ns
tWES	3	-	3	-	3	-	ns	tBSADV	-	0	-	0	-	0	ns
tWEH	2	-	2	-	2	-	ns	tOH(B)	2	-	2	-	2	-	ns

**K1B5616BBM**

**U<sub>t</sub>RAM**

**Burst READ followed by Burst WRITE**

(PS=VIH, Variable Latency=3, Burst Length=4, WP=Low Enable, WC=one clock prior to the data)




1. /WAIT Low(tWL) : Data not available(driven by CS low going edge or ADV low going edge)  
 /WAIT High(tWH) : Data available(driven by Latency-1 clock)  
 /WAIT High-Z(tWZ) : Data don't care(driven by CS high going edge)
2. Multiple clock risings are allowed during low ADV period. The data starts after set Latency from the last clock rising.
3. Burst operation should not be longer than tBC(1.7μs)

K1B5616BBM

UtRAM

**Burst WRITE followed by Burst READ**

(PS=VIH, Variable Latency=3, Burst Length=4, WP=Low Enable, WC=one clock prior to the data)



1. Refresh can not be implemented when tBEADV is in the range of 0ns ~ 13ns. It may cause Refresh fail to use the device under that condition over 1.7us without CS toggling. To avoid Refresh fail, 13ns for all frequency is needed for tBEADV.
2. /WAIT Low(tWL) : Data not available(driven by CS low going edge or ADV low going edge)  
 /WAIT High(tWH) : Data available(driven by Latency-1 clock)  
 /WAIT High-Z(tWZ) : Data don't care(driven by CS high going edge)
3. Multiple clock risings are allowed during low ADV period. The data starts after set Latency from the last clock rising.
4. Burst operation should not be longer than (tBC)1.7μs.