http://www.BDTIC.com/SAMSUNG

16Mb (1M x 16 bit) U*t*RAM

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY.

ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.

2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

* Samsung Electronics reserves the right to change products or specification without notice.

http://www.BDTIC.com/SAMSUNG

Document Title

1Mx16 bit Asynchronous Mode Uni-Transistor Random Access Memory

Revision History

Revision No.	History	Draft Date	Remark
0.0	Initial - Design target	December 14, 2006	Preliminary
0.1	Revised - Changed the ball out 'A6' (from DNU to Vcc)	February 7, 2007	Preliminary

http://www.BDTIC.com/SAMSUNG

Table of Contents

GENERAL DESCRIPTION....1
FEATURES....1
PRODUCT FAMILY....1
POWER UP SEQUENCE....2
FUNCTIONAL DESCRIPTION....2
ABSOLUTE MAXIMUM RATINGS....3
RECOMMENDED DC OPERATING CONDITIONS....3
CAPACITANCE....3
DC AND OPERATING CHARACTERISTICS....3
AC OPERATING CONDITIONS....4
AC CHARACTERISTICS....4
TIMING WAVEFORMS....5
  TIMING WAVEFORM OF READ CYCLE(1)....5
  TIMING WAVEFORM OF READ CYCLE(2)....5
  TIMING WAVEFORM OF WRITE CYCLE(1)....6
  TIMING WAVEFORM OF WRITE CYCLE(2)....6
  TIMING WAVEFORM OF WRITE CYCLE(3)....7
PACKAGE DIMENSION....8
  48 BALL FINE PITCH BGA(0.75mm ball pitch)....8

http://www.BDTIC.com/SAMSUNG

1M x 16 bit Asynchronous Mode Uni-Transistor Random Access Memory

GENERAL DESCRIPTION

The K1S1616B1B is fabricated by SAMSUNG′s advanced CMOS technology using one transistor memory cell. The device supports Industrial temperature range. The device also supports internal Temperature Compensated Self Refresh mode for the standby power saving at room temperature range.

FEATURES

- Process technology: CMOS
- Organization: 1M x 16 bit
- Power supply voltage: 1.7V~1.95V
- Three state outputs
- Supports power saving modes
  - Internal TCSR (Temperature Compensated Self Refresh)

PRODUCT FAMILY

Product Family	Operating Temp.	Vcc Range	Speed (tRC)	Power Dissipation		PKG Type
				Standby (ISB1, Max.)	Operating (ICC2, Max.)	
K1S1616B1B-I	Industrial(-40~85°C)	1.7V~1.95V	70ns	TBD < 85°C TBD < 40°C	TBD	48-FBGA-6.00x7.00

PIN DESCRIPTIONS & FUNCTION BLOCK DIAGRAM



48-FBGA: Top View(Ball Down)



Name	Function	Name	Function
CS	Chip Select Inputs	Vcc/Vccq	Power Supply(core / I/O)
OE	Output Enable Input	Vss/Vssq	Ground
WE	Write Enable Input	UB	Upper Byte(I/O8~15)
A0~A19	Address Inputs	LB	Lower Byte(I/O0~7)
I/O0~I/O15	Data Inputs/Outputs	DNU	Do Not Use

http://www.BDTIC.com/SAMSUNG

POWER UP SEQUENCE

During the Power Up mode, the standby current can not be guaranteed. To get the stable standby current level, at least one cycle of active operation should be implemented regardless of wait time duration. To get the appropriate device operation, be sure to keep the following power up sequence.

1. Apply power.
2. Maintain stable power(Vcc min.=1.7V) for a minimum 150μs with $\overline{CS}$=high.

TIMING WAVEFORM OF POWER UP



FUNCTIONAL DESCRIPTION

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	$\overline{LB}$	$\overline{UB}$	I/O0~7	I/O8~15	Mode	Power
H	X[1]	X[1]	X[1]	X[1]	High-Z	High-Z	Deselected	Standby
X[1]	X[1]	X[1]	X[1]	X[1]	High-Z	High-Z	Deselected	Standby
X[1]	X[1]	X[1]	H	H	High-Z	High-Z	Deselected	Standby
L	H	H	L	X[1]	High-Z	High-Z	Output Disabled	Active
L	H	H	X[1]	L	High-Z	High-Z	Output Disabled	Active
L	L	H	L	H	Dout	High-Z	Lower Byte Read	Active
L	L	H	H	L	High-Z	Dout	Upper Byte Read	Active
L	L	H	L	L	Dout	Dout	Word Read	Active
L	X[1]	L	L	H	Din	High-Z	Lower Byte Write	Active
L	X[1]	L	H	L	High-Z	Din	Upper Byte Write	Active
L	X[1]	L	L	L	Din	Din	Word Write	Active

1. X means "Don't care". X should be low or high state.

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	V_{IN}, V_{OUT}	-0.2 to VCCQ+0.3V	V
Power supply voltage relative to Vss	V_{CC}, V_{CCQ}	-0.2 to 2.5V	V
Power Dissipation	P_D	1.0	W
Storage temperature	T_{STG}	-65 to 150	°C
Operating Temperature	T_A	-40 to 85	°C

1) Stresses greater than "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	Min	Typ	Max	Unit
Power supply voltage(Core)	VCC	1.7	1.8	1.95	V
Power supply voltage(I/O)	VCCQ	1.7	1.8	1.95	V
Ground	V_{SS}, V_{SSQ}	0	0	0	V
Input high voltage	V_{IH}	VCCQ-0.4	-	VCCQ+0.2[2)]	V
Input low voltage	V_{IL}	-0.2[3)]	-	0.4	V

1. T_A=-40 to 85°C, otherwise specified.
2. Overshoot: V_{CCQ} +1.0V in case of pulse width ≤20ns. Overshoot is sampled, not 100% tested.
3. Undershoot: -1.0V in case of pulse width ≤20ns. Undershoot is sampled, not 100% tested.

CAPACITANCE

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C_{IN}	V_{IN}=0V	-	8	pF
Input/Output capacitance	C_{IO}	V_{IO}=0V	-	8	pF

1. Freq.=1MHz,T_A=25℃
2. Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions		Min	Typ	Max	Unit
Input Leakage Current	I_{LI}	V_{IN}=Vss to V_{CCQ}		-1	-	1	µA
Output Leakage Current	I_{LO}	$\overline{CS}$=V_{IH}, $\overline{OE}$=V_{IH} or $\overline{WE}$=V_{IL}, V_{IO}=Vss to V_{CCQ}		-1	-	1	µA
Average Operating Current(Async)	I_{CC2}	Cycle time=70ns, I_{IO}=0mA[2)], 100% duty, $\overline{CS}$=V_{IL}, V_{IN}=V_{IL} or V_{IH}		-	-	TBD	mA
Output Low Voltage	V_{OL}	I_{OL}=0.2mA		-	-	0.2	V
Output High Voltage	V_{OH}	I_{OH}=-0.2mA		1.4	-	-	V
Standby Current(CMOS)	I_{SB1}[1)]	$\overline{CS}$≥VCCQ-0.2V, Other inputs=Vss or VCCQ	< 40°C	-	-	TBD	µA
			< 85°C	-	-	TBD	µA

1. Internal TCSR (Temperature Compensated Self Refresh) is used to optimize Refresh cycle below 40°C.
2. I_{IO}=0mA; This parameter is specified with the outputs disabled to avoid external loading effects.

http://www.BDTIC.com/SAMSUNG

AC OPERATING CONDITIONS

TEST CONDITIONS

(Test Load and Test Input/Output Reference)
Input pulse level: 0.2 to V_{CCQ}-0.2V
Input rising and falling time: 3ns
Input and output reference voltage: 0.5 x V_{CCQ}
Output load: C_L=30pF
V_{CC}:1.7V~1.95V
T_A: -40°C~85°C



AC CHARACTERISTICS

Parameter List		Symbol	Speed		Units
			Min	Max	
Asynch. Read	Read Cycle Time	t_{RC}	70	-	ns
	Address Access Time	t_{AA}	-	70	ns
	Chip Select to Output	t_{CO}	-	70	ns
	Output Enable to Valid Output	t_{OE}	-	35	ns
	$\overline{UB}$, $\overline{LB}$ Access Time	t_{BA}	-	70	ns
	Chip Select to Low-Z Output	t_{LZ}	5	-	ns
	$\overline{UB}$, $\overline{LB}$ Enable to Low-Z Output	t_{BLZ}	5	-	ns
	Output Enable to Low-Z Output	t_{OLZ}	5	-	ns
	Chip Disable to High-Z Output	t_{CHZ}	0	12	ns
	$\overline{UB}$, $\overline{LB}$ Disable to High-Z Output	t_{BHZ}	0	12	ns
	Output Disable to High-Z Output	t_{OHZ}	0	10	ns
	Output Hold	t_{OH}	5	-	ns
Asynch. Write	Write Cycle Time	t_{WC}	70	-	ns
	Chip Select to End of Write	t_{CW}	60	-	ns
	Address Set-up Time to Beginning of Write	t_{AS}	0	-	ns
	Address Valid to End of Write	t_{AW}	60	-	ns
	$\overline{UB}$, $\overline{LB}$ Valid to End of Write	t_{BW}	60	-	ns
	Write Pulse Width	t_{WP}	55[1)]	-	ns
	$\overline{WE}$ High Pulse Width	t_{WHP}	5	-	ns
	Write Recovery Time	t_{WR}	0	-	ns
	Data to Write Time Overlap	t_{DW}	30	-	ns
	Data Hold from Write Time	t_{DH}	0	-	ns

1. t_{WP}(min)=70ns for continuous write without $\overline{CS}$ toggling longer than 2.5us
2. The High-Z timings measure a 100mV transition from either V_{OH} or V_{OL} toward V_{CCQ} x 0.5
3. The Low-Z timings measure a 100mV transition away from the High-Z level toward either V_{OH} or V_{OL}.

http://www.BDTIC.com/SAMSUNG

TIMING WAVEFORMS

TIMING WAVEFORM OF READ CYCLE(1)

(Address Controlled, $\overline{CS}$=$\overline{OE}$=V_{IL}, $\overline{WE}$=V_{IH}, $\overline{UB}$ or/and $\overline{LB}$=V_{IL})



TIMING WAVEFORM OF READ CYCLE(2)

($\overline{WE}$=V_{IH})



(READ CYCLE)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, t_{HZ}(Max.) is less than t_{LZ}(Min.) both for a given device and from device to device interconnection.
3. t_{OE}(max) is met only when $\overline{OE}$ becomes enabled after t_{AA}(max).
4. If invalid address signals shorter than min. t_{RC} are continuously repeated for over 2.5us, the device needs a normal read timing(t_{RC}) or needs to sustain standby state for min. t_{RC} at least once in every 2.5us.

TIMING WAVEFORM OF WRITE CYCLE(1)
(WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE(2)
(CS Controlled)



1. A write occurs during the overlap(t_{WP}) of low CS and low WE. A write begins when CS goes low and WE goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when CS goes high or WE goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the CS going low to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends with CS or WE going high.
5. In asynchronous write cycle, Clock and ADV signals are ignored.
6. Condition for continuous write operation over 50 times : t_{WP}(min)=70ns

http://www.BDTIC.com/SAMSUNG

TIMING WAVEFORM OF WRITE CYCLE(3)
($\overline{\text{UB}}$, $\overline{\text{LB}}$ Controlled)



NOTES (WRITE CYCLE)
1. A write occurs during the overlap(t_{WP}) of low $\overline{\text{CS}}$ and low $\overline{\text{WE}}$. A write begins when $\overline{\text{CS}}$ goes low and $\overline{\text{WE}}$ goes low with asserting $\overline{\text{UB}}$ or $\overline{\text{LB}}$ for single byte operation or simultaneously asserting $\overline{\text{UB}}$ and $\overline{\text{LB}}$ for double byte operation. A write ends at the earliest transition when $\overline{\text{CS}}$ goes high and $\overline{\text{WE}}$ goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the $\overline{\text{CS}}$ going low to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends with $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.

PACKAGE DIMENSION

Unit: millimeters

48 BALL FINE PITCH BGA(0.75mm ball pitch)







	Min	Typ	Max
A	-	0.75	-
B	5.90	6.00	6.10
B1	-	3.75	-
C	6.90	7.00	7.10
C1	-	5.25	-
D	0.40	0.45	0.50
E	-	0.90	1.00
E1	-	0.55	-
E2	0.30	0.35	0.40
Y	-	-	0.08

Notes.
1. Bump counts: 48(8 row x 6 column)
2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.)
3. All tolerence are ±0.050 unless specified beside figures.
4. Typ : Typical
5. Y is coplanarity: 0.08(Max)