industrial 2Gb DDR3 SDRAM

2Gb B-die DDR3 SDRAM Specification

96 FBGA with Lead-Free & Halogen-Free (RoHS Compliant)

Industrial Temp. -40 to 95°C

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHER-WISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOL-OGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.

2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

* Samsung Electronics reserves the right to change products or specification without notice.



industrial 2Gb DDR3 SDRAM

Revision History

Revision	Month	Year	History
1.0	March	2009	- Initial release
1.1	July	2009	- Added IDD6(PASR) data



industrial 2Gb DDR3 SDRAM

Table Contents	
1.0 Ordering Information	5
2.0 Key Features	5
3.0 Package pinout/Mechanical Dimension & Addressing	6
3.1 x16 Package Pinout (Top view) : 96ball FBGA Package	
3.2 FBGA Package Dimension (x16)	7
4.0 Input/Output Functional Description	8
5.0 DDR3 SDRAM Addressing	9
6.0 Absolute Maximum Ratings	10
6.1 Absolute Maximum DC Ratings	10
6.2 DRAM Component Operating Temperature Range	10
7.0 AC & DC Operating Conditions	10
7.1 Recommended DC operating Conditions (SSTL_1.5)	10
8.0 AC & DC Input Measurement Levels	11
8.1 AC and DC Logic input levels for single-ended signals	11
8.2 V _{REF} Tolerances	12
8.3 AC and DC Logic Input Levels for Ditterential Signals	13
8.3.1 Differential signal definition	13
8.3.2 Differential swing requirement for clock (CK - CK) and strobe (DQS - DQS)	13
8.3.3 Single-ended requirements for differential signals	14
8.4 Differential Input Cross Point Voltage	15
8.5 Slew Rate Definition for Single Ended Input Signals	18
8.6 Slew rate definition for Differential Input Signals	18
9.0 AC and DC Output Measurement Levels	16
9.1 Single Ended AC and DC Output Levels	16
9.2 Differential AC and DC Output Levels	16
9.3.Single Ended Output Slew Rate	16
9.4 Differential Output Slew Rate	17
9.5 Reference Load for AC Timing and Output Slew Rate	17
9.6 Overshoot/Undershoot Specification	18
9.6.1 Address and Control Overshoot and Undershoot specifications	18
9.6.2 Clock, Data, Strobe and Mask Overshoot and Undershoot specifications	18
9.7 34 ohm Output Driver DC Electrical Characteristics	19
9.7.1 Output Drive Temperature and Voltage sensitivity	20
9.8 On-Die Termination (ODT) Levels and I-V Characteristics	20
9.8.1 ODT DC electrical characteristics	21
9.8.2 ODT Temperature and Voltage sensitivity	22
9.9 ODT Timing Definitions	23
9.9.1 Test Load for ODT Timings	23
9.9.2 ODT Timing Definition	23
10.0 Idd Specification Parameters and Test Conditions	26
10.1 IDD Measurement Conditions	26
10.2 IDD Specifications definition	26



industrial 2Gb DDR3 SDRAM

11.0 2Gb DDR3 SDRAM B-die IDD Spec Table	35
12.0 Input/Output Capacitance	
13.0 Electrical Characteristics and AC timing for DDR3-1333	
13.1 Clock specification	
13.1.1 Definition for tCK (avg)	
13.1.2 Definition for tCK (abs)	
13.1.3 Definition for tCH(avg) and tCL(avg)	
13.1.4 Definition for note for tJIT(per), tJIT(per,Ick)	37
13.1.5 Definition for tJIT(cc), tJIT(cc,lck)	
13.1.6 Definition for tERR(nper)	
13.2 Refresh Parameters by Device Density	
13.3 Speed Bins and CL, tRCD, tRP, tRC and tRAS for corresponding Bin	
14.0 Timing Parameters by Speed Grade	
14.1 Jitter Notes	
14.2 Timing Parameter Notes	44
14.3 Address / Command Setup, Hold and Derating:	
14.4 Data Setup, Hold and Slew Rate Derating:	



industrial 2Gb DDR3 SDRAM

1.0 Ordering Information

[Table 1] Samsung 2Gb DDR3 B-die ordering information table

Organization	DDR3-1333 (9-9-9)	Package
128Mx16	K4B2G1646B-HI(P)H9	96 FBGA

Note :

1. Speed bin is in order of CL-tRCD-tRP.

2. "I" of Part Number(13th digit) stand for Industrial Temp./Normal Power products.

3. "P" of Part Number(13th digit) stand for Industrial Temp./Low Power products.

2.0 Key Features

[Table 2] 2Gb DDR3 B-die Speed bins

Speed	DDR3-1333	Unit
Speed	9-9-9	om
tCK(min)	1.5	ns
CAS Latency	9	nCK
tRCD(min)	13.5	ns
tRP(min)	13.5	ns
tRAS(min)	36	ns
tRC(min)	49.5	ns

- JEDEC standard 1.5V ± 0.075V Power Supply
- V_{DDQ} = 1.5V ± 0.075V
- 667MHz f_{CK} for 1333Mb/sec/pin
- 8 Banks
- Posted CAS
- Programmable CAS Latency(posted CAS): 9
- Programmable Additive Latency: 0, CL-2 or CL-1 clock
- Programmable CAS Write Latency (CWL) = 7
- 8-bit pre-fetch
- Burst Length: 8 (Interleave without any limit, sequential with starting address "000" only), 4 with tCCD = 4 which does not allow seamless read or write [either On the fly using A12 or MRS]
- Bi-directional Differential Data-Strobe
- Internal(self) calibration : Internal self calibration through ZQ pin (RZQ : 240 ohm ± 1%)
- On Die Termination using ODT pin
- Average Refresh Period 7.8us at -40°C < T_{CASE} ≤ 95 °C
- · Asynchronous Reset
- · Package : 96 balls FBGA x16
- · All of Lead-Free products are compliant for RoHS
- All of products are Halogen-Free

The 2Gb DDR3 SDRAM B-die is organized as a 8Mbit x 16 I/Os x 8 banks device. This synchronous device achieves high speed double-data-rate transfer rates of up to 1333Mb/sec/pin (DDR3-1333) for general applications.

Note : This data sheet is an abstract of full DDR3 specification and does not cover the common features which are described in "DDR3 SDRAM Device Operation & Timing Diagram".



The chip is designed to comply with the following key DDR3 SDRAM features such as posted CAS, Programmable CWL, Internal (Self) Calibration, On Die Termination using ODT pin and Asynchronous Reset . All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the crosspoint of differential clocks (CK rising and CK falling). All I/Os are synchronized with a pair of bidirectional strobes (DQS and DQS) in a source synchronous fashion. The address bus is used to convey row, column, and bank address information in a RAS/CAS multiplexing style. The DDR3 device operates with a single $1.5V \pm 0.075V$ power supply and $1.5V \pm 0.075V$ V_{DDQ}. The 2Gb DDR3 B-die device is available in 96ball FBGA(x16)

Note : 1. The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.

http://www.BDTIC.com/SAMSUNG

K4B2G1646B

industrial 2Gb DDR3 SDRAM

3.0 Package pinout/Mechanical Dimension & Addressing

3.1 x16 Package Pinout (Top view) : 96ball FBGA Package

		1	2	3	
i					
	Α	V _{DDQ}	DQU5	DQU7	
	в	V _{SSQ}	V _{DD}	V _{SS}	
	С	V _{DDQ}	DQU3	DQU1	
	D	V _{SSQ}	V _{DDQ}	DMU	
	Е	V _{SS}	V _{SSQ}	DQL0	
	F	V _{DDQ}	DQL2	DQSL	
	G	V _{SSQ}	DQL6	DQSL	
	н	V _{REFDQ}	V _{DDQ}	DQL4	
	J	NC	V _{ss}	RAS	
	к	ODT	V _{DD}	CAS	
	L	NC	CS	WE	
	м	V _{SS}	BA0	BA2	
	Ν	V _{DD}	A3	A0	
	Р	V _{SS}	A5	A2	
	R	V _{DD}	A7	A9	
	Т	V _{SS}	RESET	A13	


4	5	6	7	8	9	
			DQU4	V _{DDQ}	V _{SS}	Α
			DQSU	DQU6	V _{SSQ}	в
			DQSU	DQU2	V _{DDQ}	С
			DQU0	V _{SSQ}	V _{DD}	D
			DML	V _{SSQ}	V _{DDQ}	Е
			DQL1	DQL3	V _{SSQ}	F
			V _{DD}	V _{SS}	V _{SSQ}	G
			DQL7	DQL5	V _{DDQ}	Н
			СК	V _{SS}	NC	J
			СК	V _{DD}	CKE	к
			A10/AP	ZQ	NC	L
			NC	V _{REFCA}	V _{SS}	м
			A12/BC	BA1	V _{DD}	Ν
			A1	A4	V _{SS}	Р
			A11	A6	V _{DD}	R
			NC	A8	V _{SS}	Т

Ball Locations (x16)

- Populated ball
- + Ball not populated

Top view


(See the balls through the package)





industrial 2Gb DDR3 SDRAM







industrial 2Gb DDR3 SDRAM

4.0 Input/Output Functional Description

[Table 3] Input/Output function description

Symbol	Туре	Function
ск, СК	Input	Clock: CK and \overline{CK} are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of \overline{CK} . Output (read) data is referenced to the crossings of CK and \overline{CK}
СКЕ	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (Row Active in any bank). CKE is asynchronous for self refresh exit. After V _{REFCA} has become stable during the power on and initialization sequence, it must be maintained during all operations (including Self Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during Self -Refresh.
CS	Input	Chip Select: All commands are masked when $\overline{\text{CS}}$ is registered HIGH. $\overline{\text{CS}}$ provides for external Rank selection or systems with multiple Ranks. $\overline{\text{CS}}$ is considered part of the command code.
ODT	Input	On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS and DM/TDQS, NU/TDQS (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x8 configurations. The ODT pin will be ignored if the Mode Register (MR1) is programmed to disable ODT.
RAS, CAS, WE	Input	Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
DM (DMU), (DML)	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. For x8 device, the function of DM or TDQS/TDQS is enabled by Mode Register A11 setting in MR1.
BA0 - BA2	Input	Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines if the mode register or extended mode register is to be accessed during a MRS cycle.
A0 - A13	Input	Address Inputs: Provided the row address for Active commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12/BC have additional functions see below) The address inputs also provide the op-code during Mode Register Set commands.
A10 / AP	Input	Autoprecharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be per- formed to the accessed bank after the Read/Write operation. (HIGH:Autoprecharge; LOW: No Autoprecharge) A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). if only one bank is to be precharged, the bank is selected by bank addresses.
A12 / BC	Input	Burst Chop:A12 is sampled during Read and Write commands to determine if burst chop(on-the-fly) will be per- formed. (HIGH : no burst chop, LOW : burst chopped). See command truth table for details
RESET	Input	Active Low Asynchronous Reset: Reset is active when RESET is LOW, and inactive when RESET is HIGH. RESET must be HIGH during normal operation. RESET is a CMOS rail to rail signal with DC high and low at 80% and 20% of V _{DD} , i.e. 1.20V for DC high and 0.30V for DC low.
DQ	Input/Output	Data Input/ Output: Bi-directional data bus.
DQS, (DQS)	Input/Output	Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL: corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS, DQSL and DQSU are paired with differential signals DQS, DQSL and DQSU, respectively, to provide differential pair signaling to the system during reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.
TDQS, (TDQS)	Output	Termination Data Strobe: TDQS/TDQS is applicable for X8 DRAMs only. When enabled via Mode Register A11=1 in MR1, DRAM will enable the same termination resistance function on TDQS/TDQS that is applied to DQS/DQS. When disabled via mode register A11=0 in MR1, DM/TDQS will provide the data mask function and TDQS is not used. x4/ x16 DRAMs must disable the TDQS function via mode register A11=0 in MR1.
NC		No Connect: No internal electrical connection is present.
V _{DDQ}	Supply	DQ Power Supply: 1.5V +/- 0.075V
V _{SSQ}	Supply	DQ Ground
V _{DD}	Supply	Power Supply: 1.5V +/- 0.075V
V _{SS}	Supply	Ground
V _{REFDQ}	Supply	Reference voltage for DQ
V _{REFCA}	Supply	Reference voltage for CA
ZQ	Supply	Reference Pin for ZQ calibration
	Note : Input on	ly pins (BA0-BA2, A0-A12, RAS, CAS, WE, CS, CKE, ODT and RESET) do not supply termination.



industrial 2Gb DDR3 SDRAM

5.0 DDR3 SDRAM Addressing

1Gb

Configuration	256Mb x 4	128Mb x 8	64Mb x 16
# of Bank	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
Row Address	A0 - A13	A0 - A13	A0 - A12
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
BC switch on the fly	A12/BC	A12/BC	A12/BC
Page size ^{*1}	1 KB	1 KB	2 KB

2Gb

Configuration	512Mb x 4	256Mb x 8	128Mb x 16
# of Bank	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
Row Address	A0 - A14	A0 - A14	A0 - A13
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
BC switch on the fly	A12/BC	A12/BC	A12/BC
Page size ^{*1}	1 KB	1 KB	2 KB

4Gb

Configuration	1Gb x 4	512Mb x 8	256Mb x 16
# of Bank	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
Row Address	A0 - A15	A0 - A15	A0 - A14
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
BC switch on the fly	A12/BC	A12/BC	A12/BC
Page size ^{*1}	1 KB	1 KB	2 KB

8Gb

Configuration	2Gb x 4	1Gb x 8	512Mb x 16
# of Bank	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
Row Address	A0 - A15	A0 - A15	A0 - A15
Column Address	A0 - A9,A11,A13	A0 - A9,A11	A0 - A9
BC switch on the fly	A12/BC	A12/BC	A12/BC
Page size ^{*1}	2 KB	2 KB	2 KB

Note 1 : Page size is the number of bytes of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered. Page size is per bank, calculated as follows: page size = 2 ^{COLBITS} * ORG÷8 where, COLBITS = the number of column address bits, ORG = the number of I/O (DQ) bits



industrial 2Gb DDR3 SDRAM

6.0 Absolute Maximum Ratings

6.1 Absolute Maximum DC Ratings

[Table 4] Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	Notes
V _{DD}	Voltage on V_{DD} pin relative to Vss	-0.4 V ~ 1.975 V	V	1,3
V _{DDQ}	Voltage on V_{DDQ} pin relative to Vss	-0.4 V ~ 1.975 V	V	1,3
V _{IN,} V _{OUT}	Voltage on any pin relative to Vss	-0.4 V ~ 1.975 V	V	1
T _{STG}	Storage Temperature	-55 to +100	°C	1, 2

Note :

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

3. V_{DD} and V_{DDQ} must be within 300mV of each other at all times;and V_{REF} must be not greater than 0.6 x V_{DDQ}, When V_{DD} and V_{DDQ} are less than 500mV; V_{REF} may be equal to or less than 300mV.

6.2 DRAM Component Operating Temperature Range

[Table 5] Temperature Range

Symbol	Parameter	rating	Unit	Notes
T _{OPER}	Operating Temperature Range	-40 to 95	°C	1, 2, 3

Note :

1. Operating Temperature T_{OPER} is the case surface temperature on the center/top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.

2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between -40°C~95°C under all operating conditions

7.0 AC & DC Operating Conditions

7.1 Recommended DC operating Conditions (SSTL_1.5)

[Table 6] Recommended DC Operating Conditions

Symbol	Parameter		Units	Notes		
Symbol	Falanielei	Min.	Тур.	Max.	Units	Notes
V _{DD}	Supply Voltage	1.425	1.5	1.575	V	1,2
V _{DDQ}	Supply Voltage for Output	1.425	1.5	1.575	V	1,2

Note :

1. Under all conditions V_{DDQ} must be less than or equal to $V_{\text{DD}}.$

2. V_{DDQ} tracks with $V_{DD}.$ AC parameters are measured with V_{DD} and V_{DDQ} tied together.



industrial 2Gb DDR3 SDRAM

8.0 AC & DC Input Measurement Levels

8.1 AC and DC Logic input levels for single-ended signals

[Table 7] Single Ended AC and DC input levels for Command and Address

Symbol	Parameter	DDR3-1333			Notes
Symbol	Farameter	Min.	Max.	Unit	Notes
V _{IH.CA} (DC)	DC input logic high	V _{REF} + 100	V _{DD}	mV	1
V _{IL.CA} (DC)	DC input logic low	V _{SS}	V _{REF} - 100	mV	1
V _{IH.CA} (AC)	AC input logic high	V _{REF} + 175	-	mV	1,2
V _{IL.CA} (AC)	AC input logic low	-	V _{REF} - 175	mV	1,2
V _{IH.CA} (AC150)	AC input logic high	V _{REF} +150	-	mV	1,2
V _{IL.CA} (AC150)	AC input logic lowM	-	V _{REF} -150	mV	1,2
V _{REFCA} (DC)	Reference Voltage for ADD, CMD inuts	0.49*V _{DD}	0.51*V _{DD}	V	3,4

Note :

1. For input only pins except $\overline{\text{RESET}}$, $V_{\text{REF}} = V_{\text{REFCA}}(\text{DC})$

2. See 9.6 "Overshoot and Undershoot specifications"

3. The AC peak noise on V_{REF} may not allow V_{REF} to deviate from $V_{REF}(DC)$ by more than ± 1% V_{DD} (for reference : approx. ± 15mV)

4. For reference : approx. $V_{DD}/2 \pm 15mV$

[Table 8] Single Ended AC and DC input levels for DQ and DM

Symbol	Parameter	DDR3-1333			Notes
Symbol	Falameter	Min.	Max.	Unit	Notes
V _{IH.DQ} (DC100)	DC input logic high	V _{REF} + 100	V _{DD}	mV	1
V _{IL.DQ} (DC100)	DC input logic low	V _{SS}	V _{REF} - 100	mV	1
V _{IH.DQ} (AC175)	AC input logic high	V _{REF} + 150	-	mV	1,2,5
V _{IL.DQ} (AC175)	AC input logic low	-	V _{REF} - 150	mV	1,2,5
V _{IH.DQ} (AC150)	AC input logic high	-	-	mV	1,2,5
V _{IL.DQ} (AC150)	AC input logic low	-	-	mV	1,2,5
V _{REFDQ} (DC)	I/O Reference Voltage(DQ)	0.49*V _{DD}	0.51*V _{DD}	V	3,4

Note :

1. For input only pins except $\overline{\text{RESET}}$, $V_{\text{REF}} = V_{\text{REFDQ}}(\text{DC})$

2. See "Overshoot and Undershoot specifications".

3. The AC peak noise on V_{REF} may not allow V_{REF} to deviate from $V_{REF}(DC)$ by more than ± 1% V_{DD} (for reference : approx. ± 15mV)

4. For reference : approx. $V_{DD}/2 \pm 15mV$

5. Single ended swing requirement for DQS - DQS is 350mV (peak to peak). Differential swing for DQS - DQS is 700mV (peak to peak).



industrial 2Gb DDR3 SDRAM

8.2 V_{REF} Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages V_{REFCA} and V_{REFDQ} are illustrate in Figure 1. It shows a valid reference voltage $V_{REF}(t)$ as a function of time. (V_{REF} stands for V_{REFCA} and V_{REFDQ} likewise).

 $V_{REF}(DC)$ is the linear average of $V_{REF}(t)$ over a very long period of time (e.g. 1 sec). This average has to meet the min/max requiremts in table 7. Furthermore $V_{REF}(t)$ may temporarily deviate from $V_{REF}(DC)$ by no more than ± 1% V_{DD} .




Figure 1. Illustration of $\rm V_{REF}(\rm DC)$ tolerance and $\rm V_{REF}$ ac-noise limits

The voltage levels for setup and hold time measurements $V_{IH}(AC)$, $V_{IH}(DC)$, $V_{IL}(AC)$ and $V_{IL}(DC)$ are dependent on V_{REF} .

"V_{REF}" shall be understood as V_{REF}(DC), as defined in Figure 1.

This clarifies, that dc-variations of V_{REF} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for $V_{REF}(DC)$ deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with V_{REF} ac-noise. Timing and voltage effects due to ac-noise on V_{REF} up to the specified limit (+/-1% of V_{DD}) are included in DRAM timings and their associated deratings.



industrial 2Gb DDR3 SDRAM

8.3 AC and DC Logic Input Levels for Ditterential Signals

8.3.1 Differential signal definition




Figure 2 : Definition of differential ac-swing and "time above ac level" tDVAC

8.3.2 Differential swing requirement for clock (CK - CK) and strobe (DQS - DQS)

[Table 9] Differential AC and DC Input Levels

Symbol	Parameter	DDR	unit	Note	
Symbol	Falameter	min	max	unit	Note
V _{IHdiff}	differential input high	+0.2	note 3	V	1
V _{ILdiff}	differential input low	note 3	-0.2	V	1
V _{IHdiff} (AC)	differential input high ac	2 x (V _{IH} (AC)-V _{REF})	note 3	V	2
V _{ILdiff} (AC)	differential input low ac	note 3	2 x (V _{REF} - V _{IL} (AC))	V	2

Notes:

1. Used to define a differential signal slew-rate.

2. for CK - CK use V_{IH}/V_{IL}(AC) of ADD/CMD and V_{REFCA}; for DQS - DQS, DQSL - DQSL, DQSU - DQSU use V_{IH}/V_{IL}(AC) of DQs and V_{REFDQ}; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

 These values are not defined, however they single-ended signals CK, CK, DQS, DQSL, DQSL, DQSL, DQSU, DQSU need to be within the respective limits (V_{IH}(DC) max, V_{IL}(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Reter to "overshoot and Undersheet Specification ".

[Table 10] Allowed time before ringback (tDVAC) for CLK - $\overline{\text{CLK}}$ and DQS - $\overline{\text{DQS}}.$

Slew Rate [V/ns]	tDVAC [ps] @ V _{IH}	_{/Ldiff} (AC) = 350mV	tDVAC [ps] @ V _{IH}	_{/Ldiff} (AC) = 300mV
olew Rate [wills]	min	max	min	max
> 4.0	75	-	175	-
4.0	57	-	170	-
3.0	50	-	167	-
2.0	38	-	163	-
1.8	34	-	162	-
1.6	29	-	161	-
1.4	22	-	159	-
1.2	13	-	155	-
1.0	0	-	150	-
< 1.0	0	-	150	-



industrial 2Gb DDR3 SDRAM

8.3.3 Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, DQSL, DQSU, CK, DQS, DQSL, or DQSU) has also to comply with certain requirements for single-ended signals.

CK and CK have to approximately reach V_{SEL}min / V_{SEL}max (approximately equal to the ac-levels (V_{IH}(AC) / V_{IL}(AC)) for ADD/CMD signals) in every half-cycle.

DQS, DQSL, DQSU, DQS, DQSL have to reach V_{SEH} min / V_{SEL} max (approximately the ac-levels ($V_{IH}(AC) / V_{IL}(AC)$) for DQ signals) in every half-cycle preceeding and following a valid transition.

Note that the applicable ac-levels for ADD/CMD and DQ's might be different per speed-bin etc. E.g. if $V_{IH}150(AC)/V_{IL}150(AC)$ is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK and \overline{CK} .




Figure 3 : Single-ended requirement for differential signals.

Note that while ADD/CMD and DQ signal requirements are with respect to V_{REF} , the single-ended components of differential signals have a requirement with respect to $V_{DD}/2$; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach V_{SEL} max, V_{SEH} min has no bearing on timing, but adds a restriction on the common mode charateristics of these signals.

[Table 11] Single ended levels for CK, DQS, DQSL, DQSU, CK, DQS, DQSL or DQSU

Symbol	Parameter	DDR3-1333			Notes
Symbol		Min	Мах	Unit	Notes
V _{SEH}	Single-ended high-level for strobes	(V _{DD} /2)+0.175	Note3	V	1, 2
V SEH	Single-ended high-level for CK, \overline{CK}	(V _{DD} /2)+0.175	Note3	V	1, 2
Vari	Single-ended low-level for strobes	Note3	(V _{DD} /2)-0.175	V	1, 2
V _{SEL}	Single-ended low-level for CK, \overline{CK}	Note3	(V _{DD} /2)-0.175	V	1, 2

Notes:

1. For CK, CK use V_{IH}/V_{IL}(AC) of ADD/CMD; for strobes (DQS, DQS, DQSL, DQSL, DQSU, DQSU) use V_{IH}/V_{IL}(AC) of DQs.

2. V_{IH}(AC)/V_{IL}(AC) for DQs is based on V_{REFDQ}; V_{IH}(AC)/V_{IL}(AC) for ADD/CMD is based on V_{REFCA}; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here

3. These values are not defined, however they single-ended signals CK, CK, DQS, DQS, DQSL, DQSL, DQSU, DQSU need to be within the respective limits (V_{IH}(DC) max, V_{IL}(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specification"



industrial 2Gb DDR3 SDRAM

8.4 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, \overline{CK} and DQS, \overline{DQS}) must meet the requirements in below table. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complement signal to the mid level between of V_{DD} and V_{SS}.




Figure 4. VIX Definition

[Table 12] Cross point voltage for differential input signals (CK, DQS)

Deremeter	DDR3	Unit	Notes	
Falaneter	Min	Max	Unit	Notes
V_{IX} Differential Input Cross Point Voltage relative to $V_{DD}/2$ for CK, \overline{CK}	-150	150	mV	
	-175	175	mV	1
Differential Input Cross Point Voltage relative to V _{DD} /2 for DQS, DQS	-150	150	mV	
	Parameter Differential Input Cross Point Voltage relative to V _{DD} /2 for CK, CK Differential Input Cross Point Voltage relative to V _{DD} /2 for DQS, DQS	Parameter Min Differential Input Cross Point Voltage relative to V _{DD} /2 for CK, CK -150 -175	Min Max Differential Input Cross Point Voltage relative to V _{DD} /2 for CK, CK -150 150 -175 175	Parameter Min Max Unit Differential Input Cross Point Voltage relative to V _{DD} /2 for CK, CK -150 150 mV -175 175 mV

Note :

1. Extended range for V_{IX} is only allowed for clock and if single-ended clock input signals CKand CK are monotonic, have a single-ended swing V_{SEL} / V_{SEH} of at least V_{DD}/2 =/-250 mV, and the differential slew rate of CK-CK is larger than 3 V/ ns. Refer to table 11 on page 17 for V_{SEL} and V_{SEH} standard values.

8.5 Slew Rate Definition for Single Ended Input Signals

See 14.3 "Address / Command Setup, Hold and Derating" for single-ended slew rate definitions for address and command signals.

See 14.4 "Data Setup, Hold and Slew Rate Derating" for single-ended slew rate definitions for data signals.tDH nominal slew rate for a falling signal is defined as the slew rate between the last crossing of V_{IH}(DC)min and the first crossing of V_{REF}

8.6 Slew rate definition for Differential Input Signals

Input slew rate for differential signals (CK, CK and DQS, DQS) are defined and measured as shown in Table 13 and Figure 5.

[Table 13] Differential input slew rate definition

Description	Measured		Defined by
Description	From	То	Defined by
Differential input slew rate for rising edge (CK-CK and DQS-DQS)	V _{ILdiffmax}	V _{IHdiffmin}	V _{IHdiffmin} - V _{ILdiffmax} Delta TRdiff
Differential input slew rate for falling edge (CK- \overline{CK} and DQS- \overline{DQS})	V _{IHdiffmin}	V _{ILdiffmax}	V _{IHdiffmin} - V _{ILdiffmax} Delta TFdiff

Note : The differential signal (i.e. CK - CK and DQS - DQS) must be linear between these thresholds




Figure 5. Differential Input Slew Rate definition for DQS, DQS and CK, CK



industrial 2Gb DDR3 SDRAM

9.0 AC and DC Output Measurement Levels

9.1 Single Ended AC and DC Output Levels

[Table 14] Single Ended AC and DC output levels

Symbol	Parameter	DDR3-1333	Units	Notes
V _{OH} (DC)	DC output high measurement level (for IV curve linearity)	0.8 x V _{DDQ}	V	
V _{OM} (DC)	DC output mid measurement level (for IV curve linearity)	0.5 x V _{DDQ}	V	
V _{OL} (DC)	DC output low measurement level (for IV curve linearity)	0.2 x V _{DDQ}	V	
V _{OH} (AC)	AC output high measurement level (for output SR)	V _{TT} + 0.1 x V _{DDQ}	V	1
V _{OL} (AC)	AC output low measurement level (for output SR)	V _{TT} - 0.1 x V _{DDQ}	V	1

Note : 1. The swing of +/-0.1 x V_{DDQ} is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to V_{TT}=V_{DDQ}/2.

9.2 Differential AC and DC Output Levels

[Table 15] Differential AC and DC output levels

Symbol	Parameter	DDR3-1333	Units	Notes
V _{OHdiff} (AC)	AC differential output high measurement level (for output SR)	+0.2 x V _{DDQ}	V	1
V _{OLdiff} (DC)	AC differential output low measurement level (for output SR)	-0.2 x V _{DDQ}	V	1

Note : 1. The swing of +/-0.2xV_{DDQ} is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40Ω and an effective test load of 25Ω to $V_{TT}=V_{DDQ}/2$ at each of the differential outputs.

9.3.Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL}(AC)$ and $V_{OH}(AC)$ for single ended signals as shown in Table 16 and figure 6.

[Table 16] Single Ended Output slew rate definition

Description	Measured		Defined by	
Description	From	То	Denneu by	
Single ended output slew rate for rising edge	V _{OL} (AC)	V _{OH} (AC)	V _{OH} (AC)-V _{OL} (AC) Delta TRse	
Single ended output slew rate for falling edge	V _{OH} (AC)	V _{OL} (AC)	V _{OH} (AC)-V _{OL} (AC) Delta TFse	

Note : Output slew rate is verified by design and characterization, and may not be subject to production test.

[Table 17] Single Ended Output slew rate

Parameter	Symbol	DDR3	Units		
Parameter	Gymbol	Min	Max	Units	
Single ended output slew rate	SRQse	2.5	5	V/ns	

Description : SR : Slew Rate

Q : Query Output (like in DQ, which stands for Data-in, Query-Output

se : Singe-ended Signals

For Ron = RZQ/7 setting




Figure 6. Single Ended Output Slew Rate definition



industrial 2Gb DDR3 SDRAM

9.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OLdiff}(AC)$ and $V_{OHdiff}(AC)$ for differential signals as shown inTable 18 and figure 7.

[Table 18] Differential Output slew rate definition

Description	Measured		Defined by	
Description	From To		Denneu by	
Differential output slew rate for rising edge	V _{OLdiff} (AC)	V _{OHdiff} (AC)	V _{OHdiff} (AC)-V _{OLdiff} (AC) Delta TRdiff	
Differential output slew rate for falling edge	V _{OHdiff} (AC)	V _{OLdiff} (AC)	V _{OHdiff} (AC)-V _{OLdiff} (AC) Delta TFdiff	

Note : Output slew rate is verified by design and characterization, and may not be subject to production test.

[Table 19] Differential Output slew rate

Parameter	Symbol	DDR3	Units		
Falanetei	Symbol	Min	Мах	onits	
Differential output slew rate	SRQse	5	10	V/ns	

Description : SR : Slew Rate

 ${\sf Q}$: Query Output (like in DQ, which stands for Data-in, Query-Output

diff : Singe-ended Signals

For Ron = RZQ/7 setting




Figure 7. Differential Output Slew Rate definition

9.5 Reference Load for AC Timing and Output Slew Rate

Figure 8 represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment of a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 8. Reference Load for AC Timing and Output Slew Rate



industrial 2Gb DDR3 SDRAM

9.6 Overshoot/Undershoot Specification

9.6.1 Address and Control Overshoot and Undershoot specifications

 $[Table 20] AC overshoot/undershoot specification for Address and Control pins (A0-A12, BA0-BA2, \overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}, CKE, ODT) \\$

Parameter	Specification	Unit	
Faidilietei	DDR3-1333		
Maximum peak amplitude allowed for overshoot area (See Figure 9)	0.4V	V	
Maximum peak amplitude allowed for undershoot area (See Figure 9)	0.4V	V	
Maximum overshoot area above V _{DD} (See Figure 9)	0.4V-ns	V-ns	
Maximum undershoot area below V _{SS} (See Figure 9)	0.4V-ns	V-ns	





Figure 9. Address and Control Overshoot and Undershoot definition

9.6.2 Clock, Data, Strobe and Mask Overshoot and Undershoot specifications

[Table 21] AC overshoot/undershoot specification for Clock, Data, Strobe and Mask (

Parameter	Specification	Unit	
Falanetei	DDR3-1333		
Maximum peak amplitude allowed for overshoot area (See Figure 11)	0.4V	V	
Maximum peak amplitude allowed for undershoot area (See Figure 11)	0.4V	V	
Maximum overshoot area above V _{DDQ} (See Figure 11)	0.15V-ns	V-ns	
Maximum undershoot area below V _{SSQ} (See Figure 11)	0.15V-ns	V-ns	







industrial 2Gb DDR3 SDRAM

9.7 34 ohm Output Driver DC Electrical Characteristics

A functional representation of the output buffer is shown below. Output driver impedance RON is defined by the value of external reference resistor RZQ as follows:

 $RON_{34} = RZQ/7$ (Nominal 34ohms +/- 10% with nominal RZQ=240ohm) $RON_{40} = RZQ/6$ (Nominal 40ohms +/- 10% with nominal RZQ=240ohm)

The individual Pull-up and Pull-down resistors (RONpu and RONpd) are defined as follows

RONpu =	V _{DDQ} -V _{OUT}	under the condition that RONpd is turned off
RONpd =	V _{OUT}	under the condition that RONpu is turned off
	I lout I	· · · · · · · · · · · · · · · · · · ·

Output Driver : Definition of Voltages and Currents




Figure 11. Output Driver : Definition of Voltages and Currents

[Table 22] Output Driver DC Electrical Characteristics, assuming RZQ=240 ohms ; entire operating temperature range; after proper ZQ calibration

RONnom	Resistor	Vout	Min	Nom	Max	Units	Notes
		V _{OLdc} = 0.2 x V _{DDQ}	0.6	1.0	1.1		1,2,3
	RON34pd	V _{OMdc} = 0.5 x V _{DDQ}	0.9	1.0	1.1		1,2,3
34Ohms		V _{OHdc} = 0.8 x V _{DDQ}	0.9	1.0	1.4	RZQ/7	1,2,3
54011115		V_{OLdc} = 0.2 x V_{DDQ}	0.9	1.0	1.4	RZQ/1	1,2,3
	RON34pu	V _{OMdc} = 0.5 x V _{DDQ}	0.9	1.0	1.1		1,2,3
		V _{OHdc} = 0.8 x V _{DDQ}	0.6	1.0	1.1		1,2,3
		V_{OLdc} = 0.2 x V_{DDQ}	0.6	1.0	1.1		1,2,3
RON40pd	V_{OMdc} = 0.5 x V_{DDQ}	0.9	1.0	1.1		1,2,3	
40Ohms		V _{OHdc} = 0.8 x V _{DDQ}	0.9	1.0	1.4	RZQ/6	1,2,3
40011115		V_{OLdc} = 0.2 x V_{DDQ}	0.9	1.0	1.4		1,2,3
	RON40pu	V_{OMdc} = 0.5 x V_{DDQ}	0.9	1.0	1.1		1,2,3
			0.6	1.0	1.1		1,2,3
	ull-up and Pull-down, oupd	V _{OMdc} = 0.5 x V _{DDQ}	-10		10	%	1,2,4

Note :

1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity

2. The tolerance limits are specified under the condition that V_DDQ = V_DD and that V_SSQ = V_SS

3. Pull-down and pull-up output driver impedance are recommended to be calibrated at 0.5 X V_{DDQ}. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.2 X V_{DDQ} and 0.8 X V_{DDQ}

4. Measurement definition for mismatch between pull-up and pull-down, MMpupd: Measure RONpu and RONpd. both at 0.5 X V_{DDQ} :

 $MMpupd = \frac{RONpu - RONpd}{RONnom} \times 100$



industrial 2Gb DDR3 SDRAM

9.7.1 Output Drive Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to table 23 and 24.

 $\Delta T = T - T(@calibration); \quad \Delta V = V_{DDQ} - V_{DDQ} (@calibration); \quad V_{DD} = V_{DDQ}$

*dR_{ON}dT and dR_{ON}dV are not subject to production test but are verified by design and characterization

[Table 23] Output Driver Sensitivity Definition

	Min	Мах	Units
RONPU@V _{OHDC}	0.6 - dR _{ON} dTH * ∆T - dR _{ON} dVH * ∆V	1.1 + dR _{ON} dTH * ΔT + dR _{ON} dVH * ΔV	RZQ/7
RON@V _{OMDC}	0.9 - dR _{ON} dTM * ΔT - dR _{ON} dVM * ΔV	1.1 + dR _{ON} dTM * ΔT + dR _{ON} dVM * ΔV	RZQ/7
RONPD@ _{VOLDC}	0.6 - dR _{ON} dTL * ΔT - dR _{ON} dVL * ΔV	1.1 + dR _{ON} dTL * ∆T + dR _{ON} dVL * ∆V	RZQ/7

[Table 24] Output Driver Voltage and Temperature Sensitivity

Speed Bin	1333		Units
	Min	Мах	Units
dR _{ON} dTM	0	1.5	%/°C
dR _{ON} dVM	0	0.15	%/mV
dR _{ON} dTL	0	1.5	%/°C
dR _{ON} dVL	0	0.15	%/mV
dR _{ON} dTH	0	1.5	%/°C
dR _{ON} dVH	0	0.15	%/mV

9.8 On-Die Termination (ODT) Levels and I-V Characteristics


On-Die Termination effective resistance RTT is defined by bits A9, A6 and A2 of MR1 register.

ODT is applied to the DQ,DM, DQS/DQS and TDQS,TDQS (x8 devices only) pins.

A functional representation of the on-die termination is shown below. The individual pull-up and pull-down resistors (RTTpu and RTTpd) are defined as follows :

DTT	V _{DDQ} -V _{OUT}	under the condition that RTTpd is turned off		
RTTpu =	= I lout l			
RTTpd =	V _{OUT}	under the condition that RTTpu is turned off		
	l lout l			

On-Die Termination : Definition of Voltages and Currents







industrial 2Gb DDR3 SDRAM

9.8.1 ODT DC electrical characteristics

Table 26 provides and overview of the ODT DC electrical characteristics. They values for RTT_{60pd120}, RTT_{60pu120}, RTT_{120pd240}, RTT_{120pu240}, RTT_{40pd80}, RTT_{40pu80}, RTT_{30pd60}, RTT_{30pd60}, RTT_{30pd60}, RTT_{20pd40}, RTT_{20pu40} are not specification requirements, but can be used as design guide lines: **[Table 25] ODT DC Electrical characteristics, assuming RZQ=240 ohm +/- 1% entire operating temperature range; after proper ZQ calibration**.

MR1 (A9,A6,A2)	RTT	RESISTOR	Vout	Min	Nom	Max	Unit	Notes
			V _{OL} (DC) 0.2XV _{DDQ}	0.6	1.0	1.1	R _{ZQ}	1,2,3,4
		RTT _{120pd240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ}	1,2,3,4
			V _{OH} (DC) 0.8XV _{DDQ}	0.9	1.0	1.4	R _{ZQ}	1,2,3,4
(0,1,0)	120 ohm		V _{OL} (DC) 0.2XV _{DDQ}	0.9	1.0	1.4	R _{ZQ}	1,2,3,4
		RTT _{120pu240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ}	1,2,3,4
			V _{OH} (DC) 0.8XV _{DDQ}	0.6	1.0	1.1	R _{ZQ}	1,2,3,4
		RTT ₁₂₀	V _{IL} (AC) to V _{IH} (AC)	0.9	1.0	1.6	R _{ZQ} /2	1,2,5
			V _{OL} (DC) 0.2XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /2	1,2,3,4
		RTT _{60pd240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ} /2	1,2,3,4
			V _{OH} (DC) 0.8XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /2	1,2,3,4
(0,0,1)	60 ohm		V _{OL} (DC) 0.2XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /2	1,2,3,4
		RTT _{60pu240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ} /2	1,2,3,4
			V _{OH} (DC) 0.8XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /2	1,2,3,4
		RTT ₆₀	V _{IL} (AC) to V _{IH} (AC)	0.9	1.0	1.6	R _{ZQ} /4	1,2,5
			V _{OL} (DC) 0.2XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /3	1,2,3,4
		RTT _{40pd240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ} /3	1,2,3,4
			V _{OH} (DC) 0.8XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /3	1,2,3,4
(0,1,1)	40 ohm		V _{OL} (DC) 0.2XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /3	1,2,3,4
		RTT _{40pu240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ} /3	1,2,3,4
			V _{OH} (DC) 0.8XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /3	1,2,3,4
		RTT ₄₀	$V_{IL}(AC)$ to $V_{IH}(AC)$	0.9	1.0	1.6	R _{ZQ} /6	1,2,5
			V _{OL} (DC) 0.2XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /4	1,2,3,4
		RTT _{60pd240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ} /4	1,2,3,4
			V _{OH} (DC) 0.8XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /4	1,2,3,4
(1,0,1)	30 ohm		V _{OL} (DC) 0.2XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /4	1,2,3,4
		RTT _{60pu240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ} /4	1,2,3,4
			V _{OH} (DC) 0.8XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /4	1,2,3,4
		RTT ₆₀	V _{IL} (AC) to V _{IH} (AC)	0.9	1.0	1.6	R _{ZQ} /8	1,2,5
			V _{OL} (DC) 0.2XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /6	1,2,3,4
		RTT _{60pd240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ} /6	1,2,3,4
			V _{OH} (DC) 0.8XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /6	1,2,3,4
(1,0,0)	20 ohm		V _{OL} (DC) 0.2XV _{DDQ}	0.9	1.0	1.4	R _{ZQ} /6	1,2,3,4
		RTT _{60pu240}	0.5XV _{DDQ}	0.9	1.0	1.1	R _{ZQ} /6	1,2,3,4
			V _{OH} (DC) 0.8XV _{DDQ}	0.6	1.0	1.1	R _{ZQ} /6	1,2,3,4
		RTT ₆₀	V _{IL} (AC) to V _{IH} (AC)	0.9	1.0	1.6	R _{ZQ} /12	1,2,5
viation of V _M w.r.t	V _{DDQ} /2, ΔVM			-5		5	%	1,2,5,6



http://www.BDTIC.com/SAMSUNG

K4B2G1646B

industrial 2Gb DDR3 SDRAM

Note :

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity
- 2. The tolerance limits are specified under the condition that V_{DDQ} = V_{DD} and that V_{SSQ} = V_{SS}
- 3. Pull-down and pull-up ODT resistors are recommended to be calibrated at 0.5XV_{DDQ}. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.2XV_{DDQ} and 0.8XV_{DDQ}.

4. Not a specification requirement, but a design guide line

5. Measurement definition for RTT:

Apply $V_{IL}(AC)$ to pin under test and measure current $I(V_{IL}(AC))$, then apply $V_{IL}(AC)$ to pin under test and measure current $I(V_{IL}(AC))$ perspectively

RTT =
$$\frac{V_{IH}(AC) - V_{IL}(AC)}{I(V_{IH}(AC)) - I(V_{II}(AC))}$$

6. Measurement definition for V_M and Δ V_M : Measure voltage (V_M) at test pin (midpoint) with no load

$$\Delta V_{\rm M} = \left(\frac{2 \times V_{\rm M}}{V_{\rm DDQ}} - 1 \right) \times 100$$

9.8.2 ODT Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to table below

 ΔT = T - T(@calibration); ΔV = V_{DDQ} - V_{DDQ} (@calibration); V_{DD} = V_{DDQ}

[Table 26] ODT Sensitivity Definition

	Min	Мах	Units
RTT	0.9 - dR _{TT} dT * ΔT - dR _{TT} dV * ΔV	1.6 + dR _{TT} dT * $ \Delta T $ + dR _{TT} dV * $ \Delta V $	RZQ/2,4,6,8,12

[Table 27] ODT Voltage and Temperature Sensitivity

	Min	Мах	Units
dR _{TT} dT	0	1.5	%/°C
dR _{TT} dV	0	0.15	%/mV

These parameters may not be subject to production test. They are verified by design and characterization.




industrial 2Gb DDR3 SDRAM

9.9 ODT Timing Definitions

9.9.1 Test Load for ODT Timings

Different than for timing measurements, the reference load for ODT timings is defined in Figure 13.



9.9.2 ODT Timing Definition

Definitions for tAON, tAONPD, tAOF, tAOFPD and tADC are provided in Table 28 and subsequent figures. Measurement reference settings are provided in Table 29.

[Table 28] ODT Timing Definitions

Symbol	Begin Point Definition	End Point Definition	Figute
tAON	Rising edge of CK - \overline{CK} defined by the end point of ODTLon	Extrapolated point at V _{SSQ}	Figure 14
tAONPD	Rising edge of CK - CK with ODT being first registered high	Extrapolated point at V _{SSQ}	Figure 15
tAOF	Rising edge of CK - \overline{CK} defined by the end point of ODTLoff	End point: Extrapolated point at V _{RTT_Nom}	Figure 16
tAOFPD	Rising edge of CK - \overline{CK} with ODT being first registered low	End point: Extrapolated point at V _{RTT_Nom}	Figure 17
tADC	Rising edge of CK - CK defined by the end point of ODTLcnw, ODTLcwn4 of ODTLcwn8	End point: Extrapolated point at $V_{\text{RTT}_{Wr}}$ and $V_{\text{RTT}_{Nom}}$ respectively	Figure 18

[Table 29] Reference Settings for ODT Timing Measurements

Measured Parameter	RTT_Nom Setting	RTT_Wr Setting	V _{SW1} [V]	V _{SW2} [V]	Note
tAON	R _{ZQ} /4	NA	0.05	0.10	
IAON	R _{ZQ} /12	NA	0.10	0.20	
tAONPD	R _{ZQ} /4	NA	0.05	0.10	
AONED	R _{ZQ} /12	NA	0.10	0.20	
tAOF	R _{ZQ} /4	NA	0.05	0.10	
IAOF	R _{ZQ} /12	NA	0.10	0.20	
tAOFPD	R _{ZQ} /4	NA	0.05	0.10	
IAUFFD	R _{ZQ} /12	NA	0.10	0.20	
tADC	R _{ZQ} /12	R _{ZQ} /2	0.20	0.30	



industrial 2Gb DDR3 SDRAM




Figure 14. Definition of tAON




Figure 15. Definition of tAONPD





Figure 16. Definition of tAOF



industrial 2Gb DDR3 SDRAM








Figure 18. Definition of tADC



industrial 2Gb DDR3 SDRAM

10.0 Idd Specification Parameters and Test Conditions

10.1 IDD Measurement Conditions

In this chapter, IDD and IDDQ measurement conditions such as test load and patterns are defined. Figure 19 shows the setup and test load for IDD and IDDQ measurements.

- IDD currents (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET, IDD6TC and IDD7) are measured as time-averaged currents with all V_{DD} balls of the DDR3 SDRAM under test tied together. Any IDDQ current is not included in IDD currents.

- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all V_{DDQ} balls of the DDR3 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

Attention : IDDQ values cannot be directly used to calculate IO power of the DDR3 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 20. In DRAM module application, IDDQ cannot be measured separately since V_{DD} and V_{DDQ} are using one merged-power layer in Module PCB.

For IDD and IDDQ measurements, the following definitions apply :

- "0" and "LOW" is defined as $V_{IN} \leq V_{IL}AC(max)$.
- "1" and "HIGH" is defined as $V_{IN} \ge V_{IH}AC(min)$.
- "FLOATING" is defined as inputs are $V_{REF} = V_{DD} / 2$.
- Timings used for IDD and IDDQ Measurement-Loop Patterns are provided in Table 30.
- Basic IDD and IDDQ Measurement Conditions are described in Table 31.
- Detailed IDD and IDDQ Measurement-Loop Patterns are described in Table 31 through Table 39.
- IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting

RON = RZQ/7 (34 Ohm in MR1);

- Qoff = 0B (Output Buffer enabled in MR1);
- RTT_Nom = RZQ/6 (40 Ohm in MR1);
- RTT_Wr = RZQ/2 (120 Ohm in MR2);
- TDQS Feature disabled in MR1
- Attention : The IDD and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define $\underline{D} = \{ \underline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE} \} := \{ HIGH, LOW, LOW, LOW \}$
- Define $\overline{D} = \{\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}\} := \{HIGH, HIGH, HIGH, HIGH\}$

10.2 IDD Specifications definition

Timing parameters are listed in the following table:

[Table 30] For IDD testing the following parameters are utilized.

Daram	eter Din	DDR3-1333	11.0.16
Param	eter Bin	9-9-9	Unit
tCKmin(IDD)		1.5	ns
CL(IDD)		9	nCK
tRCDmin(IDD)		9	nCK
tRCmin(IDD)		33	nCK
tRASmin(IDD)		24	nCK
tRPmin(IDD)		9	nCK
	x4/x8	20	nCK
tFAW(IDD)	x16	30	nCK
	x4/x8	4	nCK
tRRD(IDD)	x16	5	nCK
tRFC(IDD) - 512Mb		60	nCK
tRFC(IDD) - 1Gb		74	nCK
tRFC(IDD) - 2Gb		107	nCK
tRFC(IDD) - 4Gb		200	nCK
tRFC(IDD) - 8Gb		234	nCK



industrial 2Gb DDR3 SDRAM

[Table 31] Basic IDD and IDDQ Measurement Conditions.

Symbol	Description
• • • • • • •	Operating One Bank Active-Precharge Current
IDD0	CKE: High; External clock: On; tCK, nRC, nRAS, CL: see Table 30; BL: 8 ^a ; AL: 0; CS: High between ACT and PRE; Command, Address, Bank Address Inputs: partially toggling according to Table 32; Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see Table32); Output Buffer and RTT: Enabled in Mode Registers ^b ; ODT Signal: stable at 0; Pattern Details: see Table 32
	Operating One Bank Active-Read-Precharge Current
IDD1	CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 30 ; BL: 8 ^a); AL: 0; CS: High between ACT, RD and PRE; Command, Address, Bank Address Inputs, Data IO: partially toggling according to Table 33 ; DM:stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see Table33); Output Buffer and RTT: Enabled in Mode Registers ^b ; ODT Signal: stable at 0; Pattern Details: see Table 33
	Precharge Standby Current
IDD2N	CKE: High; External clock: On; tCK, CL: see Table 30 ; BL: 8 ^a); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 34 ; Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ^b); ODT Signal: stable at 0; Pattern Details: see Table 34
	Precharge Standby ODT Current
DD2NT	CKE: High; External clock: On; tCK, CL: see Table 30 ; BL: 8 ^a]; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 35 ; Data IO: MID-LEVEL;DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ^b); ODT Signal: toggling according to Table 35 ; Pattern Details: see Table 35
DDQ2NT (optional)	Precharge Standby ODT IDDQ Current Same definition like for IDD2NT, however measuring IDDQ current instead of IDD current
	Precharge Power-Down Current Slow Exit
IDD2P0	CKE: Low; External clock: On; tCK, CL: see Table 30 ; BL: 8 ^a ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ^b ; ODT Signal: stable at 0; Pecharge Power Down Mode: Slow Exi ^c)
	Precharge Power-Down Current Fast Exit
IDD2P1	CKE: Low; External clock: On; tCK, CL: see Table 30 ; BL: 8 ^a); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ^b); ODT Signal: stable at 0; Pecharge Power Down Mode: Fast Exit ^c)
	Precharge Quiet Standby Current
IDD2Q	CKE: High; External clock: On; tCK, CL: see Table 30 ; BL: 8 ^a); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM:stable at 0;Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ^b); ODT Signal: stable at 0
IDD3N	Active Standby Current CKE: High; External clock: On; tCK, CL: see Table 30 ; BL: 8 ^a); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 34 ; Data IO: MID-LEVEL; DM:stable at 0;Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ^b); ODT Sig nal: stable at 0; Pattern Details: see Table 34
	Active Power-Down Current
IDD3P	CKE: Low; External clock: On; tCK, CL: see Table 30 ; BL: 8 ^a ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID-LEVEL;DM:stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ^b ; ODT Signal: stable at 0
	Operating Burst Read Current
IDD4R	CKE: High; External clock: On; tCK, CL: see Table 30 ; BL: 8 ^a); AL: 0; CS: High between RD; Command, Address, Bank Address Inputs: partially toggling according to Table 36 ; Data IO: seamless read data burst with different data between one burst and the next one according to Table 36 ; DM:stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2, (see Table 7 on page 10); Output Buffer and RTT: Enabled in Mode Regist ters ^b ; ODT Signal: stable at 0; Pattern Details: see Table 36
IDDQ4R	
(optional)	Operating Burst Read IDDQ Current Same definition like for IDD4R, however measuring IDDQ current instead of IDD current
	Operating Burst Write Current
IDD4W	CKE: High; External clock: On; tCK, CL: see Table 30; BL: 8 ^a); AL: 0; CS: High between WR; Command, Address, Bank Address Inputs: partially tog- gling according to Table 37; Data IO: seamless write data burst with different data between one burst and the next one according to Table 37; DM: stable at 0
	Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2, (see Table 37); Output Buffer and RTT: Enabled in Mode Registers ^{b)} ODT Signal: stable at <u>HIGH</u> ; Pattern Details: see Table 37
	Burst Refresh Current
IDD5B	CKE: High; External clock: On; tCK, CL, nRFC: see Table 30; BL: 8 ^a); AL: 0; CS: High between REF; Command, Address, Bank Address Inputs: partially toggling according to Table 38; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: REF command every nRFC (see Table 38); Output Buffer and RTT:
	Enabled in Mode Registers ^b ; ODT Signal: stable at 0; Pattern Details: see Table 38
	Self Refresh Current: Normal Temperature Range
IDD6	TCASE: -40 - 95°C; Auto Self-Refresh (ASR): Disabled ^{d)} ; Self-Refresh Temperature Range (SRT): Normal ^{e)} ; CKE: Low; External clock: Off; CK and CK LOW; CL: see Table 30 ; BL: 8 ^a); AL: 0; CS, Command, Address, Bank Address, Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: Self-Refresh operation Output Buffer and RTT: Enabled in Mode Registers ^b ; ODT Signal: MID-LEVEL
	LOutant Buffer and BTT. Eachlad in Made Deviator III. OBT Cinnel, MD LEVEL



industrial 2Gb DDR3 SDRAM

[Table 31] Basic IDD and IDDQ Measurement Conditions.

Symbol	Description
IDD6ET	Self-Refresh Current: Extended Temperature Range (optional) ⁶) TCASE: -40 - 95°C; Auto Self-Refresh (ASR): Disabled ^{d)} ; Self-Refresh Temperature Range (SRT): Extended ^{e)} ; CKE: Low; External clock: Off; CK and CK: LOW; CL: see Table 30 ; BL: 8 ^a); AL: 0; CS, Command, Address, Bank Address, Data IO: MID-LEVEL;DM:stable at 0; Bank Activity: Extended Temper- ature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ^b ; ODT Signal: MID-LEVEL
IDD6TC	Auto Self-Refresh Current (optional) ^f) TCASE: -40 - 95°C; Auto Self-Refresh (ASR): Enabled ^{d)} ; Self-Refresh Temperature Range (SRT): Normal ^{e)} ; CKE: Low; External clock: Off; CK and \overline{CK} : LOW; CL: see Table 30 ; BL: 8 ^a); AL: 0; \overline{CS} , Command, Address, Bank Address, Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: MID-LEVEL
IDD7	Operating Bank Interleave Read Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: see Table 30 ; BL: 8 ^{a, 9} ; AL: CL-1; CS: High between ACT and RDA; Command, Address, Bank Address Inputs: partially toggling according to Table 39 ; Data IO: read data bursts with different data between one burst and the next one according to Table 39 ; DM:stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing, see Table 39 ; Output Buffer and RTT: Enabled in Mode Registers ^b ; ODT Signal: stable at 0; Pattern Details: see Table 39

a) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B

b) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT_Nom enable: set MR1 A[9,6,2] = 011B; RTT_Wr enable: set MR2 A[10,9] = 10B c) Pecharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12=1B for Fast Exit

d) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature

e) Self-Refresh Temperature Range (SRT): set MR2 A7=0B for normal or 1B for extended temperature range

f) Refer to DRAM supplier data sheet and/or DIMM SPD to determine if optional features or requirements are supported by DDR3 SDRAM device

10.2 IDD and IDDQ Specifications

Editorial Instruction: Chapter 10.2 in JESD79-3B in principal stays at it is. See Reference Material at the end of this ballot.

Only the following changes will be done to Chapter 10.2:

Table 53 "IDD Specification Example 512M DDR3", add the following Rows:

- Between IDD2N and IDD2Q: Add 2 rows (one for x4/x8, one for x16) with a straddled cell for Symbol "IDD2NT".

- Between IDD2NT (as inserted with above bullet) and IDD2Q: Add 2 rows (one for x4/x8, one for x16) with a straddled cell for Symbol 'IDDQ2NT".

- Between IDD4R and IDD4W: Add 3 rows (one for x4, one for x8 and one for x16) with a straddled cell for Symbol "IDDQ4R".



industrial 2Gb DDR3 SDRAM




Figure 19 : Measurement Setup and Test Load for IDD and IDDQ (optional) Measurements [Note: DIMM level Output test load condition may be different from above]




Figure 20 :Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement.



industrial 2Gb DDR3 SDRAM

CK/CK	СКЕ	Sub-Loop	Cycle Number	Command	<u>cs</u>	RAS	CAS	WE	ОDТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²)	
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-	
			1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-	
			3,4	D, D	1	1	1	1	0	0	00	0	0	0	0	-	
				repeat p	pattern 1	4 until	nRAS -	1, trunc	ate if neo	cessary							
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-	
				repeat p	pattern 1	4 until	nRC - 1	, truncat	te if nece	essary							
			1*nRC + 0	ACT	0	0	1	1	0	0	00	0	0	F	0	-	
				1*nRC + 1, 2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
g	High		1*nRC + 3, 4	D, D	1	1	1	1	0	0	00	0	0	F	0	-	
toggling	iic H			repeat p	battern 1	4 until	1*nRC	+ nRAS	- 1, trun	cate if ne	ecessary	,					
to	Static		1*nRC + nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0		
				repeat ?	14 unti	l 2*nRC	- 1, trun	cate if n	ecessary	/							
		1	2*nRC	repeat \$	Sub-Loo	p 0, use	BA[2:0]	= 1 inst	ead								
		2	4*nRC	repeat \$	Sub-Loo	p 0, use	BA[2:0]	= 2 inst	ead								
		3	6*nRC	repeat \$	Sub-Loo	p 0, use	BA[2:0]	= 3 inst	ead								
		4	8*nRC	repeat Sub-Loop 0, use BA[2:0] = 4 instead													
		5	10*nRC	repeat Sub-Loop 0, use BA[2:0] = 5 instead													
		6	12*nRC	repeat Sub-Loop 0, use BA[2:0] = 6 instead													
		7	14*nRC	repeat	repeat Sub-Loop 0, use BA[2:0] = 7 instead												

[Table 32] IDD0 Measurement - Loop Pattern¹

Note

1. DM must be driben LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.

2. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.



industrial 2Gb DDR3 SDRAM

[Table 33] IDD1 Measurement - Loop Pattern¹

Lia																
CK/CK	СКЕ	Sub-Loop	Cycle Number	Command	cs	RAS	CAS	WE	орт	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²)
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	D, D	1	1	1	1	0	0	00	0	0	0	0	-
				repeat patte	rn 14	until n	RCD- 1	, trunca	ate if ne	ecessar	ъ					
			nRCD	RD	0	1	0	1	0	0	00	0	0	0	0	0000000
				repeat patte	rn 14	until n	RAS - ′	1, trunc	ate if n	ecessa	ry					
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
				repeat patte	rn 14	until n	RC - 1,	trunca	te if ne	cessary	/					
			1*nRC+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
			1*nRC + 1, 2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
βĹ	ligh		1*nRC + 3, 4	$\overline{D}, \overline{D}$	1	1	1	1	0	0	00	0	0	F	0	-
toggling	Static High			repeat patte	rn nRC	: + 1,,	4 until	nRC +	nRCD	- 1, tru	ncate if	neces	sary			
to	Sta		1*nRC + nRCD	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
				repeat patte	rn nRC	: + 1,,	4 until	nRC +	nRAS -	1, trun	icate if	necess	ary			
			1*nRC + nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
				repeat patte	rn nRC	; + 1,,	, 4 until	2 * nR	C - 1, tı	uncate	if nece	essary				
		1	2*nRC	repeat Sub-	Loop 0	, use B	A[2:0]	= 1 inst	tead							
	2 4*nRC repeat Sub-Loop 0, use BA[2:0] = 2 instead															
		3	6*nRC	repeat Sub-	Loop 0	, use B	A[2:0]	= 3 inst	ead							
		4	8*nRC	repeat Sub-		·	• •									
		5	10*nRC	repeat Sub-	Loop 0	, use B	A[2:0]	= 5 inst	ead							
		6	12*nRC	repeat Sub-	Loop 0	, use B	A[2:0]	= 6 inst	ead							
		7	14*nRC	repeat Sub-	Loop 0	, use B	A[2:0]	= 7 inst	ead							

Note :

1. DM must be driven LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.

2. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

[Table 34] IDD2 and IDD3N Measurement - Loop Pattern¹

CK/CK	СКЕ	Sub-Loop	Cycle Number	Command	CS	RAS	CAS	WE	ОDT	BA[2:0]	A[15:11]	A[10]	[7:9]A	A[6:3]	A[2:0]	Data ²)
		0	0	D	1	0	0	0	0	0	00	0	0	0	0	-
			1	D	1	0	0	0	0	0	00	0	0	0	0	-
			2	D	1	1	1	1	0	0	00	0	0	F	0	-
			3	D	1	1	1	1	0	0	00	0	0	F	0	-
þ	High	1	4-7	repeat Sub-	Loop 0	, use E	BA[2:0]	= 1 ins	tead							
toggling	ic H	2	8-11	repeat Sub-	Loop 0	, use E	3A[2:0]	= 2 ins	tead							
ţ	Static	3	12-15	repeat Sub-	Loop 0	, use E	3A[2:0]	= 3 ins	tead							
	Ī	4	16-19	repeat Sub-	Loop 0	, use E	BA[2:0]	= 4 ins	tead							
	Ī	5	20-23	repeat Sub-	Loop 0	, use E	3A[2:0]	= 5 ins	tead							
	Ī	6	24-27	repeat Sub-	Loop 0	, use E	3A[2:0]	= 6 ins	tead							
	Ī	7	28-31	repeat Sub-	Loop 0	, use E	BA[2:0]	= 7 ins	tead							

Note :

1. DM must be driven Low all the time. DQS, $\overline{\text{DQS}}$ are MID-LEVEL.

2. DQ signals are MID-LEVEL.



industrial 2Gb DDR3 SDRAM

CK/CK	CKE	Sub-Loop	Cycle Number	Command	<u>cs</u>	RAS	CAS	WE	тао	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²)
		0	0	D	1	0	0	0	0	0	00	0	0	0	0	-
			1	D	1	0	0	0	0	0	00	0	0	0	0	
			2	D	1	1	1	1	0	0	00	0	0	F	0	
			3	D	1	1	1	1	0	0	00	0	0	F	0	
þ	High	1	4-7	repeat Sub-	Loop 0	, but O	DT = 0	and BA	[2:0] =	1						
toggling	ic H	2	8-11	repeat Sub-	Loop 0	, but O	DT = 0	and BA	[2:0] =	2						
ţõ	Static	3	12-15	repeat Sub-	Loop 0	, but O	DT = 0	and BA	[2:0] =	3						
		4	16-19	repeat Sub-	Loop 0	, but O	DT = 0	and BA	[2:0] =	- 4						
		5	20-23	repeat Sub-	Loop 0	, but O	DT = 0	and BA	[2:0] =	5						
	6 24-27 repeat Sub-Loop 0, but ODT = 0 and BA[2:0] = 6															
		7	28-31	repeat Sub-Loop 0, but ODT = 0 and BA[2:0] = 7												

[Table 35] IDD2NT and IDDQ2NT Measurement - Loop Pattern¹

Note :

1. DM must be driven Low all the time. DQS, DQS are MID-LEVEL.

2. DQ signals are MID-LEVEL.

[Table 36] IDD4R and IDDQ4R Measurement - Loop Pattern¹

CK/CK	СКЕ	Sub-Loop	Cycle Number	Command	cs	RAS	CAS	WE	ОDТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²)
		0	0	RD	0	1	0	1	0	0	00	0	0	0	0	0000000
			1	D	1	0	0	0	0	0	00	0	0	0	0	-
			2,3	D,D	1	1	1	1	0	0	00	0	0	0	0	-
			4	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	0	0	00	0	0	F	0	-
b	High		6,7	D,D	1	1	1	1	0	0	00	0	0	F	0	-
toggling	tic H	1	8-15	repeat Sub-I	Loop 0	but BA	A[2:0] =	= 1								
ġ	Static	2	16-23	repeat Sub-l	Loop 0	but BA	4[2:0] =	= 2								
		3	24-31	repeat Sub-l	Loop 0	but BA	4[2:0] =	= 3								
		4	32-39	repeat Sub-l	Loop 0	but B	4[2:0] =	= 4								
		5	40-47	repeat Sub-l	Loop 0	but BA	4[2:0] =	= 5								
	Ì	6	48-55	repeat Sub-l	Loop 0	but BA	4[2:0] =	= 6								
	ĺ	7	56-63	repeat Sub-l	Loop 0	but BA	4[2:0] =	= 7								

Note :

1. DM must be driven LOW all the time. DQS, DQS are used according to WR Commands, otherwise MID-LEVEL.

2. Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.



industrial 2Gb DDR3 SDRAM

	1	-		-												
CK/CK	CKE	Sub-Loop	Cycle Number	Command	CS	RAS	CAS	ME	ОDT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²)
		0	0	WR	0	1	0	0	1	0	00	0	0	0	0	0000000
			1	D	1	0	0	0	1	0	00	0	0	0	0	-
			2,3	D,D	1	1	1	1	1	0	00	0	0	0	0	-
			4	WR	0	1	0	0	1	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	1	0	00	0	0	F	0	-
b	High		6,7	D,D	1	1	1	1	1	0	00	0	0	F	0	-
toggling	tic H	1	8-15	repeat Sub-	Loop 0	, but B	A[2:0] =	= 1								
ţ	Static	2	16-23	repeat Sub-	Loop 0	, but B /	4[2:0] =	= 2								
		3	24-31	repeat Sub-	Loop 0	, but B	A[2:0] =	= 3								
		4	32-39	repeat Sub-	Loop 0	, but B /	4[2:0] =	= 4								
		5	40-47	repeat Sub-	Loop 0	, but B /	4[2:0] =	= 5								
		6	48-55	repeat Sub-	Loop 0	, but B /	4[2:0] =	= 6								
		7	56-63	repeat Sub-	Loop 0	, but B /	4[2:0] =	= 7								

[Table 37] IDD4W Measurement - Loop Pattern¹

Note :

1. DM must be driven LOW all the time. DQS, DQS are used according to WR Commands, otherwise MID-LEVEL.

2. Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.

CK/CK	СКЕ	Sub-Loop	Cycle Number	Command	CS	RAS	CAS	WE	ОDT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²)
		0	0	REF	0	0	0	1	0	0	00	0	0	0	0	-
		1	1,2	D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	D,D	1	1	1	1	0	0	00	0	0	F	0	-
			58	repeat cycle	repeat cycles 14, but BA[2:0] = 1											
þ	High		912	repeat cycle	s 14,	but BA	A[2:0] =	= 2								
toggling	iic H		1316	repeat cycle	s 14,	but BA	\[2:0] =	= 3								
ą	Static		1720	repeat cycle	s 14,	but BA	A[2:0] =	= 4								
			2124	repeat cycle	s 14,	but BA	4[2:0] =	= 5								
			2528	repeat cycle	s 14,	but BA	4[2:0] =	= 6								
			2932	repeat cycle	s 14,	but BA	A[2:0] =	- 7								
		2	33nRFC - 1	repeat Sub-	Loop	1, until	nRFC	- 1. Tru	incate,	if nece	ssary.					

[Table 38] IDD5B Measurement - Loop Pattern¹

Note :

1. DM must be driven LOW all the time. DQS, \overline{DQS} are MID-LEVEL.

2. DQ signals are MID-LEVEL.



industrial 2Gb DDR3 SDRAM

[Table 39] IDD7 Measurement - Loop Pattern¹

Lian		םו [פּנ	D7 Measurement -		11											
CK/CK	CKE	Sub-Loop	Cycle Number	Command	<u>cs</u>	RAS	<u>cas</u>	WE	тао	BA[2:0]	A[15:11]	[01]A	A[9:7]	A[6:3]	A[2:0]	Data ²)
			0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
		0	1	RDA	0	1	0	1	0	0	00	1	0	0	0	00000000
		0	2	D	1	0	0	0	0	0	00	0	0	0	0	-
				repeat abov	e D Co	mmano	l until n	RRD -	1							
			nRRD	ACT	0	0	1	1	0	1	00	0	0	F	0	-
		1	nRRD + 1	RDA	0	1	0	1	0	1	00	1	0	F	0	00110011
		'	nRRD + 2	D	1	0	0	0	0	1	00	0	0	F	0	-
				repeat abov	epeat above D Command until 2*nRRD-1											
		2	2 * nRRD	repeat Sub-	Loop 0	, but B /	4[2:0] :	= 2								
	[3	3 * nRRD	3 * nRRD repeat Sub-Loop 1, but BA[2:0] = 3												
		4	4 * nRRD	D	1	0	0	0	0	3	00	0	0	F	0	-
		-		Assert and repeat above D Command until nFAW - 1, if necessary												
		5	nFAW	repeat Sub-Loop 0, but BA[2:0] = 4												
		6	nFAW+nRRD	repeat Sub-Loop 1, but BA[2:0] = 5												
		7	nFAW+2*nRRD	repeat Sub-	repeat Sub-Loop 0, but BA[2:0] = 6											
		8	nFAW+3*nRRD	repeat Sub-	repeat Sub-Loop 1, but BA[2:0] = 7											
_	Ч	9	nFAW+4*nRRD	D	1	0	0	0	0	7	00	0	0	F	0	-
toggling	Static High	Ŭ		Assert and	repeat	above	D Cor	nmand	until 2	2*nFAV	V - 1, if	neces	sary			-
togę	tatic		2*nFAW+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
	0	10	2*nFAW+1	RDA	0	1	0	1	0	0	00	1	0	F	0	00110011
		10	2*nFAW+2	D	1	0	0	0	0	0	00	0	0	F	0	-
			2 111 / 111 / 2	Repeat above D Command until 2*nFAW + nRRD - 1												
			2*nFAW+nRRD	ACT	0	0	1	1	0	1	00	0	0	0	0	-
		11	2*nFAW+nRRD+1	RDA	0	1	0	1	0	1	00	1	0	0	0	00000000
			2*nFAW+nRRD+2	D	1	0	0	0	0	1	00	0	0	0	0	-
				Repeat above D Command until 2*nFAW + 2*nRRD - 1												
		12	2*nFAW+2*nRRD	repeat Sub-	Loop 1	0, but E	BA[2:0]	= 2								
		13	2*nFAW+3*nRRD	repeat Sub-	Loop 1	1, but E	BA[2:0]	= 3								-
		14	2*nFAW+4*nRRD	D	1	0	0	0	0	3	00	0	0	0	0	-
			2 11701 - 11100	Assert and	repeat	above	D Cor	nmand	until 3	8*nFAV	V - 1, if	neces	sary			
		15	3*nFAW	repeat Sub-	Loop 1	0, but E	BA[2:0]	= 4								
	[16	3*nFAW+nRRD	repeat Sub-												
		17	3*nFAW+2*nRRD	repeat Sub-	Loop 1	0, but E	BA[2:0]	= 6								
	[18	3*nFAW+3*nRRD	repeat Sub-	Loop 1	1, but E	BA[2:0]	= 7								
		19	3*nFAW+4*nRRD	D	1	0	0	0	0	7	00	0	0	0	0	-
		10		Assert and	repeat	above	D Cor	nmand	until 4	l*nFAV	V - 1, if	neces	sary			

Note :

1. DM must be driven LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.

2. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation. DQ signals are MID-LEVEL.



industrial 2Gb DDR3 SDRAM

11.0 2Gb DDR3 SDRAM B-die IDD Spec Table

[Table 40] IDD Specification for 2Gb DDR3 B-die(Cont.)

			128Mx16 (K4B2G1646B)		
	O much a l				Neter
	Symbol		DDR3-1333	Unit	Notes
			9-9-9		
	IDD0		85	mA	
	IDD1		115	mA	
	IDD2P0(slow exit)		12	mA	
	IDD2P1(fast exit)		35	mA	
	IDD2N		40	mA	
	IDD2NT		45	mA	
	IDD2Q		40	mA	
	IDD3P(fast exit)		40	mA	
	IDD3N		60	mA	
	IDD4R		220	mA	
	IDD4W		225	mA	
	IDD5B		185	mA	
	Norma	power	12	mA	
IDD6	Low Power	Full Array	9	mA	
	(PASR)	Half Array	8	mA	
	IDD7		300	mA	



industrial 2Gb DDR3 SDRAM

12.0 Input/Output Capacitance

[Table 41] Input / Output Capacitance

Devemeter	Symphol	DDR	3-1333	Linita	Natas	
Parameter	Symbol	Min	Max	- Units	Notes	
Input/output capacitance (DQ, DM, DQS, DQS, TDQS, TDQS)	CIO	1.5	2.5	pF	1,2,3	
nput capacitance (CK and CK)	ССК	0.8	1.4	pF	2,3	
nput capacitance delta (CK and CK)	CDCK	0	0.15	pF	2,3,4	
Input capacitance (All other input-only pins)	CI	0.75	1.3	pF	2,3,6	
Input capacitance delta (DQS and DQS)	CDDQS	0	0.15	pF	2,3,5	
nput capacitance delta (All control input-only pins)	CDI_CTRL	-0.4	0.2	pF	2,3,7,8	
nput capacitance delta (all ADD and CMD input-onlypins)	CDI_ADD_CMD	-0.4	0.4	pF	2,3,9,10	
nput/output capacitance delta (DQ, DM, DQS, DQS, TDQS, TDQS)	CDIO	-0.5	0.3	pF	2,3,11	
nput/output capacitance of ZQ pin	CZQ	-	3	pF	2, 3, 12	

Note :

1. Although the DM, TDQS and $\overline{\text{TDQS}}$ pins have different functions, the loading matches DQ and DQS

2. This parameter is not subject to production test. It is verified by design and characterization.

The capacitance is measured according to JEP147("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER(VNA)") with V_{DD} , V_{DDQ} , V_{SS} , V_{SSQ} applied and all other pins floating (except the pin under test, CKE, RESET and ODT as necessary). $V_{DD}=V_{DDQ}=1.5V$, $V_{BIAS}=V_{DD}/2$ and on-die termination off.

3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here

4. Absolute value of CCK-CCK

5. Absolute value of CIO(DQS)-CIO(DQS)

6. CI applies to ODT, CS, CKE, A0-A15, BA0-BA2, RAS, CAS, WE.

7. CDI_CTRL applies to ODT, CS and CKE____

8. CDI_CTRL=CI(CTRL)-0.5*(CI(CLK)+CI(CLK))

9. CDI_ADD_CMD applies to A0-A15, BA0-BA2, RAS, CAS and WE

10. CDI_ADD_CMD=CI(ADD_CMD) - 0.5*(CI(CLK)+CI(CLK))

11. CDIO=CIO(DQ,DM) - $0.5^{*}(CIO(DQS)+CIO(\overline{DQS}))$

12. Maximum external load capacitance on ZQ pin: 5pF



industrial 2Gb DDR3 SDRAM


13.0 Electrical Characteristics and AC timing for DDR3-1333

13.1 Clock specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the DDR3 SDRAM device.

13.1.1 Definition for tCK (avg)

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.




13.1.2 Definition for tCK (abs)

tCK(abs) is the absolute clock period, as measured from one rising edge to the next consecutive rising edge. tCK(abs) is not subject to production test.

13.1.3 Definition for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses: tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses:



13.1.4 Definition for note for tJIT(per), tJIT(per,lck)

tJIT(per) is defined as the largest deviation of any single tCK from tCK(avg). tJIT(per) = min/max of {tCKi-tCK(avg) where i=1 to 200} tJIT(per) defines the single period jitter when the DLL is already locked. tJIT(per,lck) uses the same definition for single period jitter, during the DLL locking period only.

tJIT(per) and tJIT(per,lck) are not subject to production test.

13.1.5 Definition for tJIT(cc), tJIT(cc,lck)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles: tJIT(cc) = Max of {tCKi+1-tCKi} tJIT(cc) defines the cycle to cycle jitter when the DLL is already locked. tJIT(cc,lck) uses the same definition for cycle to cycle jitter, during the DLL locking period only. tJIT(cc,lck) are not subject to production test.

13.1.6 Definition for tERR(nper)

tERR is defined as the cumulative error across n multiple consecutive cycles from tCK(avg). tERR is not subject to production test.



industrial 2Gb DDR3 SDRAM

13.2 Refresh Parameters by Device Density

[Table 42] Refresh parameters by device density

Parameter		Symbol	1Gb	2Gb	4Gb	8Gb	Units	Note
All Bank Refresh to active/refresh cmd time		tRFC	110	160	300	350	ns	
Average periodic refresh interval	tREFI	-40 °C $\leq T_{CASE} \leq 95^{\circ}C$	7.8	7.8	7.8	7.8	μs	

13.3 Speed Bins and CL, tRCD, tRP, tRC and tRAS for corresponding Bin

DDR3 SDRAM Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.

[Table 45] DDR3-1333 Speed Bins

	Speed		DDR3	-1333		
CL-	nRCD-nRP		9 -9) - 9	Units	Note
Paramete	r	Symbol	min	max		
Intermal read command to firs	t data	tAA	13.5 (13.125) ^{5,9}	20	ns	
ACT to internal read or write o	lelay time	tRCD	13.5 (13.125) ^{5,9}		ns	
PRE command period		tRP	13.5 (13.125) ^{5,9} -		ns	
ACT to ACT or REF command	d period	tRC	49.5 (49.125) ^{5,9}	-	ns	
ACT to PRE command period		tRAS	36	9*tREFI	ns	8
	CWL = 5	tCK(AVG)	2.5	3.3	ns	1,2,3,7
CL = 6 CWL = 6		tCK(AVG)	Rese	erved	ns	1,2,3,4,7
	CWL = 7	tCK(AVG)	Rese	erved	ns	4
	CWL = 5	tCK(AVG)	Rese	erved	ns	4
CL = 7	CWL = 6	tCK(AVG)	1.875 <2.5		20	1,2,3,4,7
0L - 7	CVVL - 0	ICK(AVG)	(Optional) Note 5,9	ns	1,2,3,4,7
	CWL = 7	tCK(AVG)	Rese	erved	ns	1,2,3,4,
	CWL = 5	tCK(AVG)	Rese	erved	ns	4
CL = 8	CWL = 6	tCK(AVG)	1.875	<2.5	ns	1,2,3,7
	CWL = 7	tCK(AVG)	Rese	erved	ns	1,2,3,4,
CL = 9	CWL = 5,6	tCK(AVG)	Rese	erved	ns	4
CL = 9	CWL = 7	tCK(AVG)	1.5	<1.875	ns	1,2,3,4
	CWL = 5,6	tCK(AVG)	Rese	erved	ns	4
CL = 10	CWL = 7		1.5	<1.875	ns	1,2,3
	CVVL = 7	tCK(AVG)	(Opti	ns	5	
Supported CL Settings			6,7	nCK		
Supported CWL Settings			5,6	nCK	1	



industrial 2Gb DDR3 SDRAM

13.3.1 Speed Bin Table Notes

Absolute Specification (T_{OPER} ; $V_{DDQ} = V_{DD} = 1.5V + -0.075 V$); Note :

- 1. The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK(AVG), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- 2. tCK(AVG).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(AVG) value (2.5, 1.875, 1.5, or 1.25 ns) when calculating CL [nCK] = tAA [ns] / tCK(AVG) [ns], rounding up to the next "SupportedCL".
- 3. tCK(AVG).MAX limits: Calculate tCK(AVG) = tAA.MAX / CL SELECTED and round the resulting tCK(AVG) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is tCK(AVG).MAX corresponding to CL SELECTED.
- 4. "Reserved" settings are not allowed. User must program a different value.
- 5. "Optional" settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and/ or the DIMM SPD information if and how this setting is supported.
- 6. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 7. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 8. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- For devices supporting optional downshift to CL=7 and CL=9, tAA/tRCD/tRP min must be 13.125 ns or lower. SPD settings must be programmed to match. For example, DDR3-1333(CL9) devices supporting downshift to DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600(CL11) devices supporting downshift to DDR3-1333(CL9) or DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accordingly. For example, 49.125ns (tRASmin + tRPmin=36ns+13.125ns) for DDR3-1333(CL9) and 48.125ns (tRASmin+tRPmin=35ns+13.125ns) for DDR3-1600(CL11).



industrial 2Gb DDR3 SDRAM

14.0 Timing Parameters by Speed Grade

[Table 47] Timing Parameters by Speed Bin

Speed		DDR	3-1333	Units	Note	
Parameter	Symbol	MIN	MAX	Onits		
Clock Timing						
Minimum Clock Cycle Time (DLL off mode)	tCK(DLL_OFF)	8	-	ns	6	
Average Clock Period	tCK(avg)	See Speed	Bins Table	ps		
Clock Period	tCK(abs)	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	ps		
Average high pulse width	tCH(avg)	0.47	0.53	tCK(avg)		
Average low pulse width	tCL(avg)	0.47	0.53	tCK(avg)		
Clock Period Jitter	tJIT(per)	-80	80	ps		
Clock Period Jitter during DLL locking period	tJIT(per, lck)	-70	70	ps		
Cycle to Cycle Period Jitter	tJIT(cc)	1	60	ps		
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	1	40	ps		
Cumulative error across 2 cycles	tERR(2per)	- 118	118	ps		
Cumulative error across 3 cycles	tERR(3per)	- 140	140	ps		
Cumulative error across 4 cycles	tERR(4per)	- 155	155	ps		
Cumulative error across 5 cycles	tERR(5per)	- 168	168	ps		
Cumulative error across 6 cycles	tERR(6per)	- 177	177	ps		
Cumulative error across 7 cycles	tERR(7per)	- 186	186	ps		
Cumulative error across 8 cycles	tERR(8per)	- 193	193	ps		
Cumulative error across 9 cycles	tERR(9per)	- 200	200	ps		
Cumulative error across 10 cycles	tERR(10per)	- 205	205	ps		
Cumulative error across 11 cycles	tERR(11per)	- 210	210	ps		
Cumulative error across 12 cycles	tERR(12per)	- 215	215	ps		
Cumulative error across n = 13, 14 49, 50 cycles	tERR(nper)	tERR(nper	0.68ln(n))*tJIT(per)min)max = (1 = JIT(per)max	ps	24	
Absolute clock HIGH pulse width	tCH(abs)	0.43	-	tCK(avg)	25	
Absolute clock Low pulse width	tCL(abs)	0.43	-	tCK(avg)	26	
Data Timing			•			
DQS, DQS to DQ skew, per group, per access	tDQSQ	-	125	ps	13	
DQ output hold time from DQS, DQS	tQH	0.38	-	tCK(avg)	13, g	
DQ low-impedance time from CK, CK	tLZ(DQ)	-500	250	ps	13,14, f	
DQ high-impedance time from CK, CK	tHZ(DQ)	-	250	ps	13,14, f	
Data setup time to DQS, DQS referenced to VIH(AC)VIL(AC) levels	tDS(base)	30	-	ps	d, 17	
Data hold time to DQS, $\overline{\text{DQS}}$ referenced to $V_{\text{IH}}(\text{AC})V_{\text{IL}}(\text{AC})$ levels	tDH(base)	65	-	ps	d, 17	
DQ and DM Input pulse width for each input	tDIPW	400	-	ps	28	
Data Strobe Timing	• •					
DQS, DQS READ Preamble	tRPRE	0.9	Note 19	tCK	13, 19, g	
DQS, DQS differential READ Postamble	tRPST	0.3	Note 11	tCK	11, 13, b	
DQS, DQS output high time	tQSH	0.4	-	tCK(avg)	13, g	
DQS, DQS output low time	tQSL	0.4	-	tCK(avg)	13, g	
DQS, DQS WRITE Preamble	tWPRE	0.9	-	tCK		
DQS, DQS WRITE Postamble	tWPST	0.3	-	tCK		
DQS, DQS rising edge output access time from rising CK, CK	tDQSCK	-255	255	ps	13,f	
QS, DQS low-impedance time (Referenced from RL-1)	tLZ(DQS)	-500	250	ps	13,14,f	
DQS, DQS high-impedance time (Referenced from RL+BL/2)	tHZ(DQS)	-	250	ps	12,13,14	
DQS, DQS differential input low pulse width	tDQSL	0.45	0.55	tCK	29, 31	
DQS, DQS differential input high pulse width	tDQSH	0.45	0.55	tCK	30, 31	
DQS, DQS rising edge to CK, CK rising edge	tDQSS	-0.25	0.25	tCK(avg)	с	
DQS,DQS faling edge setup time to CK, CK rising edge	tDSS	0.2	-	tCK(avg)	c, 32	
DQS,DQS faling edge hold time to CK, CK rising edge	tDSH	0.2		tCK(avg)	c, 32	



industrial 2Gb DDR3 SDRAM

[Table 47] Timing Parameters by Speed Bin (Cont.)

Speed		DDR3	-1333	Units	Note
Parameter	Symbol	MIN	MAX	Units	Note
Command and Address Timing					
DLL locking time	tDLLK	512	-	nCK	
internal READ Command to PRECHARGE Command delay	tRTP	max (4nCK,7.5ns)	-		e
Delay from start of internal write transaction to internal read command	tWTR	max (4nCK,7.5ns)	-		e,18
WRITE recovery time	tWR	15	-	ns	е
Mode Register Set command cycle time	tMRD	4	-	nCK	
Mode Register Set command update delay	tMOD	max (12nCK,15ns)	-		
CAS# to CAS# command delay	tCCD	4	-	nCK	
Auto precharge write recovery + precharge time	tDAL(min)	WR + roundup (tRP / tCK(AVG))	nCK	
Multi-Purpose Register Recovery Time	tMPRR	1	-	nCK	22
ACTIVE to PRECHARGE command period	tRAS	See 13.3 " Speed Bins a and tRAS for correspo	and CL, tRCD, tRP, tRC nding Bin" on page 37	ns	e
ACTIVE to ACTIVE command period for 1KB page size	tRRD	max (4nCK,6ns)		e	
ACTIVE to ACTIVE command period for 2KB page size	tRRD	max (4nCK,7.5ns)	-		е
Four activate window for 1KB page size	tFAW	30	-	ns	е
Four activate window for 2KB page size	tFAW	45	-	ns	е
Command and Address setup time to CK, $\overline{\text{CK}}$ referenced to $\text{V}_{IH}(\text{AC})$ / $\text{V}_{IL}(\text{AC})$ levels	tIS(base)	65	-	ps	b,16
Command and Address hold time from CK, $\overline{\text{CK}}$ referenced to $\text{V}_{\text{IH}}(\text{AC})$ / $\text{V}_{\text{IL}}(\text{AC})$ levels	tIH(base)	140	-	ps	b,16
Command and Address setup time to CK, $\overline{\text{CK}}$ referenced to $\text{V}_{IH}(\text{AC})$ / $\text{V}_{IL}(\text{AC})$ levels	tlS(base) AC150	65+125	-	ps	b,16,27
Control & Address Input pulse width for each input	tIPW	620	-	ps	28
Calibration Timing					
Power-up and RESET calibration time	tZQinitl	512	-	nCK	
Normal operation Full calibration time	tZQoper	256	-	nCK	
Normal operation short calibration time	tZQCS	64	-	nCK	23
Reset Timing					
Exit Reset from CKE HIGH to a valid command	tXPR	max(5nCK, tRFC + 10ns)	-		
Self Refresh Timing					
Exit Self Refresh to commands not requiring a locked DLL	tXS	max(5nCK,tRFC + 10ns)	-		
Exit Self Refresh to commands requiring a locked DLL	tXSDLL	tDLLK(min)	-	nCK	
Minimum CKE low width for Self refresh entry to exit timing	tCKESR	tCKE(min) + 1tCK	-		
Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	tCKSRE	max(5nCK, 10ns)	-		
Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	tCKSRX	max(5nCK, 10ns)	-		



industrial 2Gb DDR3 SDRAM

[Table 47] Timing Parameters by Speed Bin (Cont.)

Speed	DDR3-	1333			
Parameter	Symbol	MIN	MAX	Units	Note
Power Down Timing		-		- 1	
Exit Power Down with DLL on to any valid command;Exit Percharge Power Down with DLL frozen to commands not requiring a locked DLL	tXP	max (3nCK,6ns)	-		
Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	tXPDLL	max (10nCK, 24ns)	-		2
CKE minimum pulse width	tCKE	max (3nCK, 5.625ns)	-		
Command pass disable delay	tCPDED	1	-	nCK	
Power Down Entry to Exit Timing	tPD	tCKE(min)	9*tREFI	tCK	15
Timing of ACT command to Power Down entry	tACTPDEN	1	-	nCK	20
Timing of PRE command to Power Down entry	tPRPDEN	1	-	nCK	20
Timing of RD/RDA command to Power Down entry	tRDPDEN	RL + 4 +1	-		
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BL4OTF)	tWRPDEN	WL + 4 +(tWR/ tCK(avg))	-	nCK	9
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BL4OTF)	tWRAPDEN	WL + 4 +WR +1	-	nCK	10
Timing of WR command to Power Down entry (BL4MRS)	tWRPDEN	WL + 2 +(tWR/ tCK(avg))	-	nCK	9
Timing of WRA command to Power Down entry (BL4MRS)	tWRAPDEN	WL +2 +WR +1	-	nCK	10
Timing of REF command to Power Down entry	tREFPDEN	1	-		20,21
Timing of MRS command to Power Down entry	tMRSPDEN	tMOD(min)	-		
ODT Timing					
ODT high time without write command or with wirte command and BC4	ODTH4	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	nCK	
Asynchronous RTT tum-on delay (Power-Down with DLL frozen)	tAONPD	2	8.5	ns	
Asynchronous RTT tum-off delay (Power-Down with DLL frozen)	tAOFPD	2	8.5	ns	
ODT turn-on	tAON	-250	250	ps	7,f
RTT_NOM and RTT_WR turn-off time from ODTLoff reference	tAOF	0.3	0.7	tCK(avg)	8,f
RTT dynamic change skew	tADC	0.3	0.7	tCK(avg)	f
Write Leveling Timing					
First DQS pulse rising edge after tDQSS margining mode is programmed	tWLMRD	40	-	tCK	3
DQS/DQS delay after tDQS margining mode is programmed	tWLDQSEN	25	-	tCK	3
Setup time for tDQSS latch	tWLS	195	-	ps	
Write leveling hold time from rising DQS, DQS crossing to rising CK, CK crossing	tWLH	195	-	ps	
Write leveling output delay	tWLO	0	9	ns	
Write leveling output error	tWLOE	0	2	ns	



industrial 2Gb DDR3 SDRAM

14.1 Jitter Notes

- Specific Note a Unit 'tCK(avg)' represents the actual tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.ex) tMRD = 4 [nCK] means; if one Mode Register Set command is registered at Tm, another Mode Register Set command may be registered at Tm+4, even if (Tm+4 Tm) is 4 x tCK(avg) + tERR(4per),min.
 Specific Note b These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BAO, AO, A1, etc.) transition edge to its respective clock signal (CK/CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
 Specific Note c These parameters are measured from a data strobe signal (DQS(L/U), DQS(L/U)) crossing to its respective clock signal (CK, CK) crossing. The spec values are not affected by the amount of clock signal (CK, CK) crossing. The spec values are not affected by the amount of clock signal (CK, CK) crossing. The spec values are not affected by the amount of clock signal (CK, CK) crossing. The spec values are not affected by the amount of clock signal (CK, CK) crossing. The spec values are not affected by the amount of clock signal (CK, CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as these are relative to the
- Specific Note d These parameters are measured from a data signal (DM(L/U), DQ(L/U)0, DQ(L/U)1, etc.) transition edge to its respective data strobe signal (DQS(L/U), DQS(L/U), DQS(L/U)) crossing. Specific Note e For these parameters, the DDR3 SDRAM device supports tnPARAM [nCK] = RU{ tPARAM [ns] / tCK(avg) [ns] }, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support tnRP = RU{tRP / tCK(avg)}, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR3-800 6-6-6, of which tRP = 15ns, the device will support tnRP = RU{tRP / tCK(avg)} = 6, as long as the input clock jitter specifications are met, i.e. Precharge command at Tm and Active command at Tm+6 is valid even if (Tm+6 Tm) is less than 15ns due to input clock jitter.

clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.

- Specific Note f When the device is operated with input clock jitter, this parameter needs to be derated by the actual tERR(mper),act of the input clock, where 2 <= m <= 12. (output deratings are relative to the SDRAM input clock.)</p>
 For example, if the measured jitter into a DDR3-800 SDRAM has tERR(mper),act,min = 172 ps and tERR(mper),act,max = + 193 ps, then tDQSCK,min(derated) = tDQSCK,min tERR(mper),act,max = 400 ps 193 ps = 593 ps and tDQSCK,max(derated) = tDQSCK,max tERR(mper),act,min = 400 ps + 172 ps = + 572 ps. Similarly, tLZ(DQ) for DDR3-800 derates to tLZ(DQ),min(derated) = 800 ps 193 ps = 993 ps and tLZ(DQ),max(derated) = 400 ps + 172 ps = + 572 ps. (Caution on the min/max usage!)
 Note that tERR(mper),act,min is the minimum measured value of tERR(nper) where 2 <= n <= 12, and tERR(mper),act,max is the maximum measured value of tERR(nper) where 2 <= n <= 12.</p>
- Specific Note g When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT(per),act of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR3-800 SDRAM has tCK(avg),act = 2500 ps, tJIT(per),act,min = -72 ps and tJIT(per),act,max = + 93 ps, then tRPRE,min(derated) = tRPRE,min + tJIT(per),act,min = 0.9 x tCK(avg),act + tJIT(per),act,min = 0.9 x 2500 ps - 72 ps = + 2178 ps. Similarly, tQH,min(derated) = tQH,min + tJIT(per),act,min = 0.38 x tCK(avg),act + tJIT(per),act,min = 0.38 x 2500 ps - 72 ps = + 878 ps. (Caution on the min/max usage!)



industrial 2Gb DDR3 SDRAM

14.2 Timing Parameter Notes

- 1. Actual value dependant upon measurement level definitions which are TBD.
- 2. Commands requiring a locked DLL are: READ (and RAP) and synchronous ODT commands.
- 3. The max values are system dependent.
- 4. WR as programmed in mode register
- 5. Value must be rounded-up to next higher integer value
- 6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.
- 7. For definition of RTT turn-on time tAON see "Device Operation"
- 8. For definition of RTT turn-off time tAOF see "Device Operation".
- 9. tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR / tCK to the next integer.
- 10. WR in clock cycles as programmed in MR0
- 11. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side. See 'Device Operation'
- 12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by TBD
- 13. Value is valid for RON34
- 14. Single ended signal parameter. Refer to chapter 8 and chapter 9 for definition and measurement method.
- 15. tREFI depends on $\mathrm{T}_{\mathrm{OPER}}$
- 16. tlS(base) and tlH(base) values are for 1V/ns CMD/ADD single-ended slew rate and 2V/ns CK, CK differential slew rate, Note for DQ and DM signals, V_{REF}(DC) = V_{REF}DQ(DC). FOr input only pins except RESET, V_{REF}(DC)=V_{REF}CA(DC). See "Address/ Command Setup, Hold and Derating".
- 17. tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, DQS differential slew rate. Note for DQ and DM signals, V_{REF}(DC)= V_{REF}DQ(DC). For input only pins except RESET, V_{REF}(DC)=V_{REF}CA(DC). See "Data Setup, Hold and Slew Rate Derating".
- 18. Start of internal write transaction is definited as follows; For BL8 (fixed by MRS and on-the-fly): Rising clock edge 4 clock cycles after WL. For BC4 (on-the-fly): Rising clock edge 4 clock cycles after WL For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL
- 19. The maximum read preamble is bound by tLZDQS(min) on the left side and tDQSCK(max) on the right side. See "Device Operation"
- 20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.
- 21. Altough CKE is allowed to be registered LOW after a REFRESH command once tREFPDEN(min) is satisfied, there are cases where additional time such as tXPDLL(min) is also required. See "Device Operation".
- 22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- 23. One ZQCS command can effectively correct a minimum of 0.5 % (ZQCorrection) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity' and 'ODT Voltage and Temperature Sensitivity' tables. The appropriate interval between ZQCS commands can be determined from these tables and other application specific parameters. One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

ZQCorrection

(TSens x Tdriftrate) + (VSens x Vdriftrate)

where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5% /°C, VSens = 0.15% / mV, Tdriftrate = 1°C / sec and Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:

$$\frac{0.5}{(1.5 \text{ x } 1) + (0.15 \text{ x } 15)} = 0.133 \approx 128 \text{ms}$$

24. n = from 13 cycles to 50 cycles. This row defines 38 parameters.

25. tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.

26. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.

27. The tIS(base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional 100 ps of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point [(175 mv - 150 mV) / 1 V/ns].

28. Pulse width of a input signal is defined as the width between the first crossing of $V_{REF}(DC)$ and the consecutive crossing of $V_{REF}(DC)$

29. tDQSL describes the instantaneous differential input low pulse width on DQS-DQS, as measured from one falling edge to the next consecutive rising edge.

30. tDQSH describes the instantaneous differential input high pulse width on DQS-DQS, as measured from one rising edge to the next consecutive falling edge.

31. tDQSH, act + tDQSL, act = 1 tCK, act ; with tXYZ, act being the actual measured value of the respective timing parameter in the application.

32. tDSH, act + tDSS, act = 1 tCK, act ; with tXYZ, act being the actual measured value of the respective timing parameter in the application.



industrial 2Gb DDR3 SDRAM

14.3 Address / Command Setup, Hold and Derating:

For all input signals the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see Table 48) to the Δ tIS and Δ tIH derating value (see Table 49) respectively.

Example: tIS (total setup time) = tIS(base) + Δ tIS Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of V_{REF}(DC) and the first crossing of V_{IH}(AC)min. Setup (tIS) nominal slew rate for a falling signal is defined as

the slew rate between the last crossing of $V_{REF}(DC)$ and the first crossing of $V_{IL}(AC)$ max. If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF}(DC)$ to ac region', use nominal slew rate for derating value (see Figure 23). If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF}(DC)$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 25).

Hold ((IH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL}(DC)$ max and the first crossing of $V_{REF}(DC)$. Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH}(DC)$ min and the first crossing of $V_{REF}(DC)$. If the actual signal is always later than the nominal slew rate line between shaded 'dc to $V_{REF}(DC)$ region', use nominal slew rate for derating value (see Figure 24). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF}(DC)$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF}(DC)$ level is used for derating value (see Figure 26).

For a valid transition the input signal has to remain above/below $V_{IH/IL}(AC)$ for some time tVAC (see Table 50).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL}(AC)$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL}(AC)$.

For slew rates in between the values listed in Table 51, the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

[Table 48] ADD/CMD Setup and Hold Base-Values for 1V/ns

[ps]	DDR3-1333	reference
tlS(base)	65	V _{IH/L(AC)}
tlH(base)	140	V _{IH/L(DC)}
tIS(base)-AC150	65+125	V _{IH/L(AC)}

Note : AC/DC referenced for 1V/ns DQ-slew rate and 2V/ns DQS slew rate

Note : The tIS(base)-AC150 specifications are further adjusted to add an addi-tional 100ps of derating to accommodate for the lower alternate threshold of 150mV and another 25ps to acccount for the earlier reference point [(175mv-150mV)/1 V/ns].

	∆tIS, ∆tIH Derating [ps] AC/DC based AC175 Threshold -> V _{IH} (AC) = V _{REF} (DC) + 175mV, V _{IL} (AC) = V _{REF} (DC) - 175mV																
	CLK, CLK Differential Slew Rate																
4.0 V/ns 3.0 V/ns 2.0 V/ns						V/ns	1.8 \	V/ns	1.6	V/ns	1.4\	//ns	1.2\	//ns	1.0V/ns		
		∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tIH
	2.0	88	50	88	50	88	50	96	58	104	66	112	74	120	84	128	100
	1.5	59	34	59	34	59	34	67	42	75	50	83	58	91	68	99	84
	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
CMD/ ADD	0.9	-2	-4	-2	-4	-2	-4	6	4	14	12	20	20	30	30	38	46
Slew	0.8	-6	-10	-6	-10	-6	-10	2	-2	10	6	13	14	26	24	34	40
rate V/ns	0.7	-11	-16	-11	-16	-11	-16	-3	-8	5	0	13	8	21	18	29	34
V/113	0.6	-17	-26	-17	-26	-17	-26	-9	-18	-1	-10	7	-2	15	8	23	24
	0.5	-35	-40	-35	-40	-35	-40	-27	-32	-19	-24	-11	-16	-2	-6	5	10
	0.4	-62	-60	-62	-60	-62	-60	-54	-52	-46	-44	-38	-36	-30	-26	-22	-10

[Table 49] Derating values DDR3-800/1066/1333/1600 tlS/tlH-ac/dc based



industrial 2Gb DDR3 SDRAM

[Table 50] Derating values DDR3-1333/1600 tlS/tlH-ac/dc based - Alternate AC150 Threshold

	∆tlS, ∆tlH Derating [ps] AC/DC based Alternate AC150 Threshold -> V _{IH} (AC) = V _{REF} (DC) + 150mV, V _{IL} (AC) = V _{REF} (DC) - 150mV																
		CLK, CLK Differential Slew Rate															
	4.0 V/ns				V/ns	2.0 V/ns		1.8	V/ns	1.6	V/ns	1.4\	//ns	1.2\	//ns	1.0V/ns	
		∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tIH
	2.0	75	50	75	50	75	50	83	58	91	66	99	74	107	84	115	100
	1.5	50	34	50	34	50	34	58	42	66	50	74	58	82	68	90	84
	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
CMD/ ADD	0.9	0	-4	0	-4	0	-4	8	4	16	12	24	20	32	30	40	46
Slew	0.8	0	-10	0	-10	0	-10	8	-2	16	6	24	14	32	24	40	40
rate V/ns	0.7	0	-16	0	-16	0	-16	8	-8	16	0	24	8	32	18	40	34
v/115	0.6	-1	-26	-1	-26	-1	-26	7	-18	15	-10	23	-2	31	8	39	24
	0.5	-10	-40	-10	-40	-10	-40	-2	-32	6	-24	14	-16	22	-6	30	10
	0.4	-25	-60	-25	-60	-25	-60	-17	-52	-9	-44	-1	-36	7	-26	15	-10

[Table 51] Required time t_{VAC} above $V_{IH}(AC)$ {blow $V_{IL}(AC)\}$ for valid transition

Slew Rate[V/ns]	t _{VAC} @175	5mV [ps]	t _{VAC} @150)mV [ps]
	min	max	min	max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	-
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
< 0.5	0	-	150	-



industrial 2Gb DDR3 SDRAM




Figure 21 - Illustration of nominal slew rate and tVAC for setup time tDS (for DQ with respect to strobe) and tIS (for ADD/CMD with respect to clock).



industrial 2Gb DDR3 SDRAM




Figure 22 - Illustration of nominal slew rate for hold time tDH (for DQ with respect to strobe) and tIH (for ADD/CMD with respect to clock).



industrial 2Gb DDR3 SDRAM




Figure 23. Illustration of tangent line for setup time tDS (for DQ with respect to strobe) and tIS (for ADD/CMD with respect to clock)



industrial 2Gb DDR3 SDRAM




Figure 24 - Illustration of tangent line for hold time tDH (for DQ with respect to strobe) and tIH (for ADD/CMD with respect to clock)



industrial 2Gb DDR3 SDRAM

14.4 Data Setup, Hold and Slew Rate Derating:

For all input signals the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value (see Table 52) to the Δ tDS and Δ tDH (see Table 53) derating value respectively. Example: tDS (total setup time) = tDS(base) + Δ tDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF}(DC)$ and the first crossing of $V_{II}(AC)$ min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF}(DC)$ and the first crossing of $V_{IL}(AC)$ max (see Figure 25). If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF}(DC)$ to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere

between shaded 'V_{REF}(DC) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 27).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL}(DC)$ max and the first crossing of $V_{REF}(DC)$. Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH}(DC)$ min and the first crossing of $V_{REF}(DC)$ (see Figure 26). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to $V_{REF}(DC)$ region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF}(DC)$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF}(DC)$ level is used for derating value (see Figure 28).

For a valid transition the input signal has to remain above/below V_{IH/IL}(AC) for some time tVAC (see Table 54).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL}(AC)$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL}(AC)$.

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization

[Table 52] Data Setup and Hold Base-Value

[ps]	DDR3-1333	reference
tDS(base)	30	V _{IH/L} (AC)
tDH(base)	65	V _{IH/L} (DC)

Note : AC/DC referenced for 1V/ns DQ-slew rate and 2 V/ns DQS slew rate)

[Table 53] Derating values DDR3-800/1066/1333/1600 tlS/tlH-ac/dc based

							∆tDS, ⊿			ps] AC/I								
								1	DQS,DQ	S Differ	ential S	lew Rate	e					
			4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6 \	V/ns	1.4\	//ns	1.2	//ns	1.0\	//ns
			∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
		2.0	88	50	88	50	88	50	-	-	-	-	-	-	-	-	-	-
		1.5	59	34	59	34	59	34	67	42	-	-	-	-	-	-	-	-
DDR3	DQ	1.0	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
DDR3	Slew	0.9	-	-	-2	-4	-2	-4	6	4	14	12	22	20	-	-	-	-
800/	rate	0.8	-	-	-	-	-6	-10	2	-2	10	6	18	14	26	24	-	-
1066	V/ns	0.7	-	-	-	-	-	-	-3	-8	5	0	13	8	21	18	29	34
1000	V/115	0.6	-	-	-	-	-	-	-	-	-1	-10	7	-2	15	8	23	24
		0.5	-	-	-	-	-	-	-	-	-	-	-11	-16	-2	-6	6	10
		0.4	-	-	-	-	-	-	-	-	-	-	-	-	-30	-26	-22	-10
		2.0	75	50	75	50	75	50	-	-	-	-	-	-	-	-	-	-
		1.5	50	34	50	34	50	34	58	42	-	-	-	-	-	-	-	-
DDR3	DQ	1.0	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
DDR3	Slew	0.9	-	-	0	-4	0	-4	8	4	16	12	24	20	-	-	-	-
- 1333/	rate	0.8	-	-	-	-	0	-10	8	-2	16	6	24	14	32	24	-	-
1600	V/ns	0.7	-	-	-	-	-	-	8	-8	16	0	24	8	32	18	40	34
1000	v/115	0.6	-	-	-	-	-	-	-	-	15	-10	23	-2	31	8	39	24
		0.5	-	-	-	-	-	-	-	-	-	-	14	-16	22	-6	30	10
		0.4	-	-	-	-	-	-	-	-	-	-	-	-	7	-26	15	-10


Note : a. Cell contents shaded in red are defined as 'not supported'.


[Table 54] Required time t_{VAC} above $V_{IH}(AC)$ {blow $V_{IL}(AC)\}$ for valid transition

Slew Rate[V/ns]	t _{VAC} [ps] DD	PR3-1333
	min	max
>2.0	175	-
2.0	170	-
1.5	167	-
1.0	163	-
0.9	162	-
0.8	161	-
0.7	159	-
0.6	155	-
0.5	155	-
<0.5	150	-



industrial 2Gb DDR3 SDRAM







industrial 2Gb DDR3 SDRAM




Figure 26 - Illustration of nominal slew rate for hold time tDH (for DQ with respect to strobe) and tIH (for ADD/CMD with respect to clock).



industrial 2Gb DDR3 SDRAM




Figure 27 - Illustration of tangent line for setup time tDS (for DQ with respect to strobe) and tIS (for ADD/CMD with respect to clock)



industrial 2Gb DDR3 SDRAM




Figure 28 - Illustration of tangent line for hold time tDH (for DQ with respect to strobe) and tIH (for ADD/CMD with respect to clock)

