

4Mx16 SDRAM

D-die, 3.0V, CSP

**Rev. 0.1
October, 2000**

K4S641633D-GN96

CMOS SDRAM

Revision History

Revision 0.0 (September, 2000)

- First published.

Revision 0.1 (October, 2000)

- Changed AC/DC test output load condition from 50pF to 30pF
- Deleted "DQ BUFFER OUTPUT DRIVE CHARACTERISTICS"

K4S641633D-GN96

CMOS SDRAM

1M x 16Bit x 4 Banks Synchronous DRAM with CSP

FEATURES

- 3.0V Vdd/Vddq
- LVTTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
 - CAS latency (2 & 3)
 - Burst length (1, 2, 4, 8 & Full page)
 - Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (4K cycle)
- Available in **CSP** package
- Extended Temperature(TA = -25 to 85°C)
- Low Power


GENERAL DESCRIPTION

The K4S641633D is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4x1,048,576 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Temp.	Interface
K4S641633D-GN96	104MHz(CL=3)	Extended	LVTTTL

FUNCTIONAL BLOCK DIAGRAM




* Samsung Electronics reserves the right to change products or specification without notice.

K4S641633D-GN96


CMOS SDRAM

Package Dimension and Pin Configuration




< Top View*2 >

52Ball(4x13) CSP				
	1	2	5	6
A	Vss	DQ15	DQ0	VDD
B	DQ14	VssQ	VDDQ	DQ1
C	DQ13	VDDQ	VssQ	DQ2
D	DQ12	DQ11	DQ4	DQ3
E	DQ10	VssQ	VDDQ	DQ5
F	DQ9	VDDQ	VssQ	DQ6
G	DQ8	VDD	Vss	DQ7
H	CLK	UDQM	LDQM	WE
J	CKE	CS	RAS	CAS
K	A11	A9	BA1	BA0
L	A8	A7	A0	A10
M	A6	A5	A2	A1
N	Vss	A4	A3	VDD



*1: Bottom View

< Top View*2 >



Pin Name	Pin Function
CLK	System Clock
CS	Chip Select
CKE	Clock Enable
A0 ~ A11	Address
BA0 ~ BA1	Bank Select Address
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
L(U)DQM	Data Input/Output Mask
DQ0 ~ 15	Data Input/Output
VDD/Vss	Power Supply/Ground
VDDQ/VssQ	Data Output Power/Ground

[Unit:mm]

Symbol	Min	Typ	Max
A	1.00	1.05	1.10
A1	-	0.35	-
E	-	6.60	-
E1	-	3.75	-
D	-	11.00	-
D1	-	9.0	-
e	-	0.75	-
b	0.40	0.45	0.5
zeta	-	-	0.08

K4S641633D-GN96**CMOS SDRAM****ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1.0 ~ 3.3	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 3.3	V
Storage temperature	T _{STG}	-55 ~ +150	°C
Power dissipation	P _D	1	W
Short circuit current	I _{OS}	50	mA

Note : Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, Extended Temperature : T_A = -25 to 85°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	VDD, VDDQ	2.7	3.0	3.3	V	
Input logic high voltage	V _{IH}	2.0	3.0	V _{DDQ} +0.3	V	1
Input logic low voltage	V _{IL}	-0.3	0	0.8	V	2
Output logic high voltage	V _{OH}	2.4	-	-	V	I _{OH} = -2mA
Output logic low voltage	V _{OL}	-	-	0.4	V	I _{OL} = 2mA
Input leakage current(Inputs)	I _{IL}	-5	-	5	uA	3
Input leakage current (I/O pins)	I _{IL}	-5	-	5	uA	3,4

Note : 1. V_{IH} (max) = 5.3V AC. The overshoot voltage duration is ≤ 3ns.
2. V_{IL} (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ V_{IN} ≤ V_{DDQ}.
Input leakage currents include HI-Z output leakage for all bi-directional buffers with Tri-State outputs.
4. Dout is disabled, 0V ≤ V_{OUT} ≤ V_{DDQ}.

CAPACITANCE (VDD = 3.0V, T_A = 23°C, f = 1MHz, VREF = 1.4V ± 200 mV)

Pin	Symbol	Min	Max	Unit
Clock	CCLK	2.0	3.5	pF
RAS, CAS, WE, CS, CKE, L(U)DQM	CIN	2.0	4.5	pF
Address	CADD	2.0	4.5	pF
DQ0 ~ DQ15	COUT	3.5	6.0	pF

K4S641633D-GN96

CMOS SDRAM

DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, Extended Temperature : TA = -25 to 85°C)

Parameter	Symbol	Test Condition	CAS Latency	Version	Unit	Note
				-96		
Operating current (One bank active)	I _{CC1}	Burst length = 1 t _{RC} ≥ t _{RC} (min) I _{OL} = 0 mA		70	mA	1
Precharge standby current in power-down mode	I _{CC2P}	CKE ≤ V _{IL} (max), t _{CC} = 15ns		1	mA	
	I _{CC2PS}	CKE & CLK ≤ V _{IL} (max), t _{CC} = ∞		1		
Precharge standby current in non power-down mode	I _{CC2N}	CKE ≥ V _{IH} (min), $\overline{CS} \geq V_{IH}(\min)$, t _{CC} = 15ns Input signals are changed one time during 30ns		12	mA	
	I _{CC2NS}	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max), t _{CC} = ∞ Input signals are stable		6		
Active standby current in power-down mode	I _{CC3P}	CKE ≤ V _{IL} (max), t _{CC} = 15ns		2	mA	
	I _{CC3PS}	CKE & CLK ≤ V _{IL} (max), t _{CC} = ∞		2		
Active standby current in non power-down mode (One bank active)	I _{CC3N}	CKE ≥ V _{IH} (min), $\overline{CS} \geq V_{IH}(\min)$, t _{CC} = 15ns Input signals are changed one time during 30ns		20	mA	
	I _{CC3NS}	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max), t _{CC} = ∞ Input signals are stable		10	mA	
Operating current (Burst mode)	I _{CC4}	I _{OL} = 0 mA Page burst 2Banks activated t _{CCD} = 2CLKs	3	90	mA	1
			2	85		
Refresh current	I _{CC5}	t _{RC} ≥ t _{RC} (min)		125	mA	2
Self refresh current	I _{CC6}	CKE ≤ 0.2V		450	uA	3


- Notes :**
1. Measured with outputs open.
 2. Refresh period is 64ms.
 3. Low Power Self refresh Current

K4S641633D-GN96


CMOS SDRAM

AC OPERATING TEST CONDITIONS (V_{DD} = 3.0V ± 0.3V, Extended Temperature : T_A = -25 to 85°C)

Parameter	Value	Unit
AC input levels (V _{ih} /V _{il})	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version	Unit	Note
		-96		
Row active to row active delay	t _{RRD} (min)	19.2(2)	ns(CLK)	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay	t _{RCd} (min)	28.8(3)	ns(CLK)	
Row precharge time	t _{RP} (min)	28.8(3)	ns(CLK)	
Row active time	t _{RASt} (min)	48.0(5)	ns(CLK)	
	t _{RASt} (max)	100	us	
Row cycle time	t _{RC} (min)	76.8(8)	ns(CLK)	
Last data in to row precharge	t _{RDL} (min)	9.6(1)	ns(CLK)	1
Last data in to new col. address Delay	t _{CdL} (min)	1	CLK	1
Last data in to burst stop	t _{BdL} (min)	1	CLK	1
Col. address to col. address delay	t _{CcD} (min)	1	CLK	2
Number of valid output data	CAS latency=3	2	ea	3
	CAS latency=2	1		

- Notes :**
1. Minimum delay is required to complete write.
 2. All parts allow every cycle column address change.
 3. In case of row precharge interrupt, auto precharge and read burst stop.

K4S641633D-GN96

CMOS SDRAM

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	-96		Unit	Note
			Min	Max		
CLK cycle time	CAS latency=3	tCC	9.6	1000	ns	1
	CAS latency=2		19.2			
CLK to valid output delay	CAS latency=3	tSAC		6	ns	1,2
	CAS latency=2			7		
Output data hold time	CAS latency=3	tOH	3		ns	2
	CAS latency=2		3			
CLK high pulse width		tCH	3		ns	3
CLK low pulse width		tCL	3		ns	3
Input setup time		tSS	2		ns	3
Input hold time		tSH	1		ns	3
CLK to output in Low-Z		tSLZ	1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		6	ns	
	CAS latency=2			7		

- Notes :**
- Parameters depend on programmed CAS latency.
 - If clock rising time is longer than 1ns, $(tr/2-0.5)ns$ should be added to the parameter.
 - Assumed input rise and fall time (tr & tf) = 1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., $[(tr + tf)/2-1]ns$ should be added to the parameter.

K4S641633D-GN96

CMOS SDRAM

SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	DQM	BA0,1	A10/AP	A11, A9 ~ A0	Note
Register	Mode register set	H	X	L	L	L	L	X	OP code			1,2
Refresh	Auto refresh	H	H	L	L	L	H	X	X			3
	Self refresh		Entry								L	
		Exit	L	H	L	H	H	H	X	X		3
	H				X	X	X	3				
Bank active & row addr.		H	X	L	L	H	H	X	V	Row address		
Read & column address	Auto precharge disable	H	X	L	H	L	H	X	V	L	Column address (A0 ~ A7)	4
	Auto precharge enable									H		4,5
Write & column address	Auto precharge disable	H	X	L	H	L	L	X	V	L	Column address (A0 ~ A7)	4
	Auto precharge enable									H		4,5
Burst stop		H	X	L	H	H	L	X	X			6
Precharge	Bank selection	H	X	L	L	H	L	X	V	L	X	
	All banks								X	H		
Clock suspend or active power down	Entry	H	L	H	X	X	X	X	X			
				L	V	V	V					
Precharge power down mode	Entry	H	L	H	X	X	X	X	X			
				L	H	H	H					
	Exit	L	H	H	X	X	X	X	X			
				L	V	V	V					
DQM		H	X					V	X			7
No operation command		H	X	H	X	X	X	X	X			
				L	H	H	H					

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes : 1. OP Code : Operand code

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1 : Bank select addresses.

If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.

If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.

If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.

If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)