

4Mx16 SDRAM

D-die, 3.0V, CSP

Revision 0.1

December 2000

Revision History

Version 0.0(October. 2000. Preliminary)

First generation based on 64Mb D-die.

Version 0.1(Dec. 29. 2000)

- Final Specification of 64Mb D-die

K4S641633D-G

CMOS SDRAM

1M x 16Bit x 4 Banks Synchronous DRAM with CSP

FEATURES

- 3.0V power supply
- LVTTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
 - CAS latency (2 & 3)
 - Burst length (1, 2, 4, 8 & Full page)
 - Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (4K cycle)
- Available in CSP


GENERAL DESCRIPTION

The K4S641633D is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4x1,048,576 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION


Part No.	Max Freq.	Temp.	Interface
K4S641633D-GC/L1H	100MHz(CL=2)	Commercial	LVTTTL
K4S641633D-GC/L1L	100MHz(CL=3)		
K4S641633D-GE/N1H	100MHz(CL=2)	Extended	
K4S641633D-GE/N1L	100MHz(CL=3)		

FUNCTIONAL BLOCK DIAGRAM



* Samsung Electronics reserves the right to change products or specification without notice.


Package Dimension and Pin Configuration



< Top View *2 >


52Ball(4x13) CSP				
	1	2	5	6
A	Vss	DQ15	DQ0	VDD
B	DQ14	VssQ	VDDQ	DQ1
C	DQ13	VDDQ	VssQ	DQ2
D	DQ12	DQ11	DQ4	DQ3
E	DQ10	VssQ	VDDQ	DQ5
F	DQ9	VDDQ	VssQ	DQ6
G	DQ8	VDD	Vss	DQ7
H	CLK	UDQM	LDQM	WE
J	CKE	CS	RAS	CAS
K	A11	A9	BA1	BA0
L	A8	A7	A0	A10
M	A6	A5	A2	A1
N	Vss	A4	A3	VDD

*2: Top View



*1: Bottom View

< Top View *2 >



Pin Name	Pin Function
CLK	System Clock
CS	Chip Select
CKE	Clock Enable
A0 ~ A11	Address
BA0 ~ BA1	Bank Select Address
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
L(U)DQM	Data Input/Output Mask
DQ0 ~ 15	Data Input/Output
VDD/Vss	Power Supply/Ground
VDDQ/VssQ	Data Output Power/Ground

[Unit:mm]

Symbol	Min	Typ	Max
A	1.00	1.05	1.10
A1	-	0.35	-
E	-	6.60	-
E1	-	3.75	-
D	-	11.00	-
D1	-	9.0	-
e	-	0.75	-
b	0.40	0.45	0.5
zeta	-	-	0.08

K4S641633D-G

CMOS SDRAM

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1.0 ~ 3.3	V
Voltage on V _{DD} supply relative to Vss	V _{DD} , V _{DDQ}	-1.0 ~ 3.3	V
Storage temperature	T _{STG}	-55 ~ +150	°C
Power dissipation	P _D	1	W
Short circuit current	I _{OS}	50	mA

Note : Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
 Functional operation should be restricted to recommended operating condition.
 Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, Commercial : TA = 0 to 70°C, Extended : TA = -25 to 85°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V _{DD} , V _{DDQ}	2.7	3.0	3.3	V	
Input logic high voltage	V _{IH}	2.0	3.0	V _{DDQ} +0.3	V	1
Input logic low voltage	V _{IL}	-0.3	0	0.8	V	2
Output logic high voltage	V _{OH}	2.4	-	-	V	I _{OH} = -2mA
Output logic low voltage	V _{OL}	-	-	0.4	V	I _{OL} = 2mA
Input leakage current(Inputs)	I _{IL}	-5	-	5	uA	3
Input leakage current (I/O pins)	I _{IL}	-5	-	5	uA	3,4

Note : 1. V_{IH} (max) = 5.3V AC. The overshoot voltage duration is ≤ 3ns.
 2. V_{IL} (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.
 3. Any input 0V ≤ V_{IN} ≤ V_{DDQ}.
 Input leakage currents include HI-Z output leakage for all bi-directional buffers with Tri-State outputs.
 4. Dout is disabled, 0V ≤ V_{OUT} ≤ V_{DDQ}.

CAPACITANCE (V_{DD} = 3.0V, TA = 23°C, f = 1MHz, V_{REF} = 1.4V ± 200 mV)

Pin	Symbol	Min	Max	Unit
Clock	C _{CLK}	2.0	3.5	pF
$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{CS}}$, CKE, L(U)DQM	C _{IN}	2.0	4.5	pF
Address	C _{ADD}	2.0	4.5	pF
DQ ₀ ~ DQ ₁₅	C _{OUT}	3.5	6.0	pF

K4S641633D-G

CMOS SDRAM

DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, Commercial : TA = 0 to 70°C, Extended : TA = -25 to 85°C)

Parameter	Symbol	Test Condition	CAS Latency	Version		Unit	Note
				-1H	-1L		
Operating current (One bank active)	I _{CC1}	Burst length = 1 t _{RC} ≥ t _{RC} (min) I _{OL} = 0 mA		70	70	mA	1
Precharge standby current in power-down mode	I _{CC2P}	CKE ≤ V _{IL} (max), t _{CC} = 15ns		1		mA	
	I _{CC2PS}	CKE & CLK ≤ V _{IL} (max), t _{CC} = ∞		1			
Precharge standby current in non power-down mode	I _{CC2N}	CKE ≥ V _{IH} (min), \overline{CS} ≥ V _{IH} (min), t _{CC} = 15ns Input signals are changed one time during 30ns		12		mA	
	I _{CC2NS}	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max), t _{CC} = ∞ Input signals are stable		6			
Active standby current in power-down mode	I _{CC3P}	CKE ≤ V _{IL} (max), t _{CC} = 15ns		2		mA	
	I _{CC3PS}	CKE & CLK ≤ V _{IL} (max), t _{CC} = ∞		2			
Active standby current in non power-down mode (One bank active)	I _{CC3N}	CKE ≥ V _{IH} (min), \overline{CS} ≥ V _{IH} (min), t _{CC} = 15ns Input signals are changed one time during 30ns		20		mA	
	I _{CC3NS}	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max), t _{CC} = ∞ Input signals are stable		10			
Operating current (Burst mode)	I _{CC4}	I _{OL} = 0 mA Page burst 2Banks activated t _{CCD} = 2CLKs	3	90	90	mA	1
			2	90	85		
Refresh current	I _{CC5}	t _{RC} ≥ t _{RC} (min)		125		mA	2
Self refresh current	I _{CC6}	CKE ≤ 0.2V		1		mA	3
				400		uA	4


- Notes :**
1. Measured with outputs open.
 2. Refresh period is 64ms.
 3. K4S641633D-GC(E)**
 4. K4S641633D-GL(N)**

K4S641633D-G


CMOS SDRAM

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, Commercial : $T_A = 0$ to $70^\circ C$, Extended : $T_A = -25$ to $85^\circ C$)

Parameter	Value	Unit
AC input levels (V_{ih}/V_{il})	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$t_r/t_f = 1/1$	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version		Unit	Note
		-1H	-1L		
Row active to row active delay	$t_{RRD}(\min)$	20	20	ns	
\overline{RAS} to \overline{CAS} delay	$t_{RCD}(\min)$	20	20	ns	
Row precharge time	$t_{RP}(\min)$	20	20	ns	
Row active time	$t_{RAS}(\min)$	50	50	ns	
	$t_{RAS}(\max)$	100		us	
Row cycle time	$t_{RC}(\min)$	70	70	ns	
Last data in to row precharge	$t_{RD}(\min)$	10	10	ns	1
Last data in to new col. address Delay	$t_{CDL}(\min)$	1		CLK	1
Last data in to burst stop	$t_{BDL}(\min)$	1		CLK	1
Col. address to col. address delay	$t_{CCD}(\min)$	1		CLK	2
Number of valid output data	CAS latency=3	2		ea	3
	CAS latency=2	1			

- Notes :**
1. Minimum delay is required to complete write.
 2. All parts allow every cycle column address change.
 3. In case of row precharge interrupt, auto precharge and read burst stop.

K4S641633D-G

CMOS SDRAM

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	-1H		-1L		Unit	Note
			Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tCC	10	1000	10	1000	ns	1
	CAS latency=2		10		12			
CLK to valid output delay	CAS latency=3	tsAC		6		6	ns	1,2
	CAS latency=2			6		7		
Output data hold time	CAS latency=3	toH	3		3		ns	2
	CAS latency=2		3		3			
CLK high pulse width		tCH	3		3		ns	3
CLK low pulse width		tCL	3		3		ns	3
Input setup time		tSS	2		2		ns	3
Input hold time		tSH	1		1		ns	3
CLK to output in Low-Z		tSLZ	1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		6		6	ns	
	CAS latency=2			6		7		

- Notes :**
- Parameters depend on programmed CAS latency.
 - If clock rising time is longer than 1ns, $(tr/2-0.5)ns$ should be added to the parameter.
 - Assumed input rise and fall time (tr & tf) = 1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., $[(tr + tf)/2-1]ns$ should be added to the parameter.

DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition	Min	Typ	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	tff	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tff	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

- Notes :**
- Rise time specification based on $0pF + 50\Omega$ to V_{SS} , use these values to design to.
 - Fall time specification based on $0pF + 50\Omega$ to V_{DD} , use these values to design to.
 - Measured into $50pF$ only, use these values to characterize to.
 - All measurements done with respect to V_{SS} .

K4S641633D-G

CMOS SDRAM

SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	DQM	BA _{0,1}	A _{10/AP}	A ₁₁ , A _{9 ~ A₀}	Note	
Register	Mode register set	H	X	L	L	L	L	X	OP code			1,2	
Refresh	Auto refresh	H	H	L	L	L	H	X	X			3	
	Entry		L									3	
	Self refresh	Exit	L	H	L	H	H	H	X	X			3
					H	X	X	X					3
Bank active & row addr.		H	X	L	L	H	H	X	V	Row address			
Read & column address	Auto precharge disable	H	X	L	H	L	H	X	V	L	Column address (A ₀ ~ A ₇)	4	
	Auto precharge enable									H		4,5	
Write & column address	Auto precharge disable	H	X	L	H	L	L	X	V	L	Column address (A ₀ ~ A ₇)	4	
	Auto precharge enable									H		4,5	
Burst stop		H	X	L	H	H	L	X	X			6	
Precharge	Bank selection	H	X	L	L	H	L	X	V	L	X		
	All banks								X	H			
Clock suspend or active power down	Entry	H	L	H	X	X	X	X	X				
				L	V	V	V						
Precharge power down mode	Entry	H	L	H	X	X	X	X	X				
				L	H	H	H						
	Exit	L	H	H	X	X	X	X					
				L	V	V	V						
DQM		H	X					V	X		7		
No operation command		H	X	H	X	X	X	X	X				
				L	H	H	H						

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes : 1. OP Code : Operand code

A₀ ~ A₁₁ & BA₀ ~ BA₁ : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA₀ ~ BA₁ : Bank select addresses.

If both BA₀ and BA₁ are "Low" at read, write, row active and precharge, bank A is selected.

If both BA₀ is "Low" and BA₁ is "High" at read, write, row active and precharge, bank B is selected.

If both BA₀ is "High" and BA₁ is "Low" at read, write, row active and precharge, bank C is selected.

If both BA₀ and BA₁ are "High" at read, write, row active and precharge, bank D is selected.

If A_{10/AP} is "High" at row precharge, BA₀ and BA₁ is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at t_{RP} after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)