4Mb Sync. Pipelined Burst SRAM Specification

100 TQFP with Pb & Pb-Free (RoHS compliant)

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.



^{*} Samsung Electronics reserves the right to change products or specification without notice.

Document Title

128Kx36 & 128Kx32 & 256Kx18-Bit Synchronous Pipelined Burst SRAM

Revision History

Rev. No	<u>History</u>	Draft Date	<u>Remark</u>
0.0	1. Initial draft	May. 15. 2001	Preliminary
0.1	1. Changed DC parameters Icc; from 570mA to 490mA at -30, from 520mA to 440mA at -27, from 470mA to 400mA at -25, from 440mA to 360mA at -22, from 400mA to 330mA at -20, from 370mA to 310mA at -18,	June. 12. 2001	Preliminary
	ISB; from 200mA to 180mA at -30, from 190mA to 170mA at -27, from 180mA to 160mA at -25, from 170mA to 155mA at -22, from 160mA to 150mA at -20, from 150mA to 140mA at -18, ISB1; from 100mA to 80mA 2. Input set-up(tAS,tSS,tDS,tWS,tADVS,tCSS) from 0.6ns to 0.7ns at -30		
0.2	1. Delete Pass-Through	June. 25. 2001	Preliminary
0.3	1. Changed Input set-up(tAS,tSS,tDS,tWS,tADVS,tCSS) - from 0.8ns to 1.0ns at -25 - from 0.75ns to 0.8ns at -27 - from 0.7ns to 0.8ns at -30	July. 31. 2001	Preliminary
0.4	1. Add x32 org and industrial range temperature	Aug. 11. 2001	Preliminary
1.0	1. Final spec release 2. Changed Pin Capacitance - Cin ; from 5pF to 4pF - Cout; from 7pF to 6pF	Nov. 15. 2001	Final
2.0	1. Remove tCYC 300/275/225MHz(-30/-27/-22)	Nov. 17. 2003	Final
3.0	1. Add Pb-free package	Jul. 03. 2006	Final



4Mb SPB SRAM Ordering Information

Org.	VDD (V)	Speed (MHz)	Access Time (ns)	Part Number	RoHS Avail.
256Kx18		250	2.4	K7A401809B-P(Q) ¹ C(I) ² 25	$\sqrt{}$
23010.10		200	2.8	K7A401809B-Q3C(I)20	•
128Kx32	3.3	250	2.4	K7A403209B-P(Q) ¹ C(I) ² 25	$\sqrt{}$
1201002	0.0	200	2.8	K7A403209B-Q3C(I)20	•
128Kx36		250	2.4	K7A403609B-P(Q) ¹ C(I) ² 25	$\sqrt{}$
120100		200	2.8	K7A403609B-Q3C(I)20	•

Note 1. P(Q) [Package type]: P-Pb Free, Q-Pb

- 2. C(I) [Operating Temperature]: C-Commercial, I-Industrial
- 3. Support only Pb package parts at this frequency. To use Pb-Free package, use faster frequency parts.



128Kx36 & 128Kx32 & 256Kx18-Bit Synchronous Pipelined Burst SRAM

FEATURES

- · Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst.
- · On-Chip Address Counter.
- Self-Timed Write Cycle
- · On-Chip Address and Control Registers.
- VDD= 3.3V+0.3V/-0.165V Power Supply.
- VDDQ Supply Voltage 3.3V+0.3V/-0.165V for 3.3V I/O or 2.5V+0.4V/-0.125V for 2.5V I/O.
- 5V Tolerant Inputs Except I/O Pins.
- · Byte Writable Function.
- · Global Write Enable Controls a full bus-width write.
- · Power Down State via ZZ Signal.
- LBO Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contnention; 2cycle Enable, 1cycle Disable.
- · Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- TTL-Level Three-State Output.
- 100-TOFP-1420A
- · Operating in commercial and industrial temperature range.

FAST ACCESS TIMES

PARAMETER	Symbol	-25	-20	Unit
Cycle Time	tCYC	4.0	5.0	ns
Clock Access Time	tCD	2.4	2.8	ns
Output Enable Access Time	tOE	2.4	2.8	ns

GENERAL DESCRIPTION

The K7A403609B, K7A403209B and K7A401809B are 4,718,592-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.

It is organized as 128K(256K) words of 36(18) bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications; $\overline{\text{GW}}$, $\overline{\text{BW}}$, $\overline{\text{LBO}}$, ZZ. Write cycles are internally self-timed and synchronous.


Full bus-width write is done by $\overline{\text{GW}}$, and each byte write is performed by the combination of $\overline{\text{WEx}}$ and $\overline{\text{BW}}$ when $\overline{\text{GW}}$ is high. And with $\overline{\text{CS}}_1$ high, $\overline{\text{ADSP}}$ is blocked to control signals. Burst cycle can be initiated with either the address status processor($\overline{\text{ADSP}}$) or address status cache controller($\overline{\text{ADSC}}$) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance($\overline{\text{ADV}}$) input.

LBO pin is DC operated and determines burst sequence(linear or interleaved).

ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.


The K7A403609B, K7A403209B and K7A401809B are fabricated using SAMSUNG's high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.

LOGIC BLOCK DIAGRAM





PIN CONFIGURATION(TOP VIEW)




PIN NAME

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A16	Address Inputs	32,33,34,35,36,37	VDD	Power Supply(+3.3V)	15,41,65,91
	-	44,45,46,47,48,49	Vss	Ground	17,40,67,90
		50,81,82,99,100			
ADV	Burst Address Advance	83	N.C.	No Connect	14,16,38,39,42,43,66
ADSP	Address Status Processor	84			
ADSC	Address Status Controller	85	DQao~a7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
CLK	Clock	89	DQbo~b7		68,69,72,73,74,75,78,79
CS ₁	Chip Select	98	DQco~c7		2,3,6,7,8,9,12,13
CS ₂	Chip Select	97	DQdo~d7		18,19,22,23,24,25,28,29
CS ₂ WEx	Chip Select	92	DQPa~Pd		51,80,1,30
WEx	Byte Write Inputs	93,94,95,96	/NC		
(x=a,b,c,d)				Output Power Supply	4,11,20,27,54,61,70,77
<u>OE</u>	Output Enable	86	VDDQ	(2.5V or 3.3V)	
GW BW	Global Write Enable	88		Output Ground	5,10,21,26,55,60,71,76
BW	Byte Write Enable	87	Vssq		
ZZ	Power Down Input	64	V 00Q		
LBO	Burst Mode Control	31			



PIN CONFIGURATION (TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A17	Address Inputs	32,33,34,35,36,37,	VDD	Power Supply(+3.3V)	15,41,65,91
		44,45,46,47,48,49,	Vss	Ground	17,40,67,90
		50,80,81,82,99,100	N.C.	No Connect	1,2,3,6,7,14,16,25,28,29,
ADV	Burst Address Advance	83			30,38,39,42,43,51,52,53,
ADSP	Address Status Processor	84			56,57,66,75,78,79,95,96
ADSC	Address Status Controller	85			
CLK	Clock	89	DQao~a7	Data Inputs/Outputs	58,59,62,63,68,69,72,73
CS ₁	Chip Select	98	DQbo~b7		8,9,12,13,18,19,22,23
CS ₂	Chip Select	97	DQPa, Pb		74,24
CS ₂ CS ₂	Chip Select	92	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
WEx	Byte Write Inputs	93,94		(2.5V or 3.3V)	
(x=a,b)			Vssq	Output Ground	5,10,21,26,55,60,71,76
OE GW	Output Enable	86			
	Global Write Enable	88			
BW	Byte Write Enable	87			
ZZ	Power Down Input	64			
LBO	Burst Mode Control	31			



K7A403609B K7A403209B K7A401809B

128Kx36/x32 & 256Kx18 Synchronous SRAM

FUNCTION DESCRIPTION

The K7A4036/3209B and K7A401809B are synchronous SRAM designed to support the burst address accessing sequence of the P6 and Power PC based microprocessor. All inputs (with the exception of OE, LBO and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by ADSC, ADSP and ADV and chip select pins.

The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with \overline{ADV} . When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.

Read cycles are initiated with $\overline{\text{ADSP}}$ (regardless of $\overline{\text{WEx}}$ and $\overline{\text{ADSC}}$) using the new external address clocked into the on-chip address register whenever $\overline{\text{ADSP}}$ is sampled low, the chip selects are sampled active, and the output buffer is enabled with $\overline{\text{OE}}$. In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of CLK, are carried to the Data-out buffer by the next positive edge of CLK. The data, registered in the Data-out buffer, are projected to the output pins. $\overline{\text{ADV}}$ is ignored on the clock edge that samples $\overline{\text{ADSP}}$ asserted, but is sampled on the subsequent clock edges. The address increases internally for the $\overline{\text{next}}$ access of the burst when $\overline{\text{WEx}}$ are sampled High and $\overline{\text{ADV}}$ is sampled low. And $\overline{\text{ADSP}}$ is blocked to control signals by disabling $\overline{\text{CS}}$ 1.

All byte write is done by \overline{GW} (regaedless of \overline{BW} and $\overline{WE}x$.), and each byte write is performed by the combination of \overline{BW} and $\overline{WE}x$ when \overline{GW} is high.

Write cycles are performed by disabling the output buffers with \overline{OE} and asserting \overline{WEx} . \overline{WEx} are ignored on the clock edge that samples \overline{ADSP} low, but are sampled on the subsequent clock edges. The output buffers are disabled when \overline{WEx} are sampled Low(regardless of \overline{OE}). Data is clocked into the data input register when \overline{WEx} sampled Low. The address increases internally to the next address of burst, if both \overline{WEx} and \overline{ADV} are sampled Low. Individual byte write cycles are performed by any one or more byte write enable signals(\overline{WEa} , \overline{WEb} , \overline{WE} 0 or \overline{WEd} 0) sampled low. The \overline{WE} 0 control DQ00 ~ DQ07 and DQP0, \overline{WE} 0 controls DQ00 ~ DQb7 and DQP0. Read or write cycle may also be initiated with \overline{ADSC} 1, instead of \overline{ADSP} 2. The differences between cycles initiated with \overline{ADSC} 3 and \overline{ADSP} 3 as are follows;

ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.

WEx are sampled on the same clock edge that sampled ADSC low(and ADSP high).

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the $\overline{\text{LBO}}$ pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is selected.

BURST SEQUENCE TABLE

(Interleaved Burst)

LBO PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
LBO I III	111011	A 1	A ₀						
Fii	First Address		0	0	1	1	0	1	1
		0	1	0	0	1	1	1	0
	\downarrow	1	0	1	1	0	0	0	1
Fou	urth Address	1	1	1	0	0	1	0	0

Note: 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.

(Linear Burst)

LBO PIN	LOW	Cas	se 1	Cas	se 2	Cas	se 3	Cas	se 4
	LOW	A 1	A ₀						
Fi	First Address		0	0	1	1	0	1	1
		0	1	1	0	1	1	0	0
	\downarrow	1	0	1	1	0	0	0	1
Fou	urth Address	1	1	0	0	0	1	1	0

Note: 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.

ASYNCHRONOUS TRUTH TABLE

(See Notes 1 and 2):

` '			
OPERATION	ZZ	OE .	I/O STATUS
Sleep Mode	Η	Χ	High-Z
Read	┙	┙	DQ
Redu	L	Н	High-Z
Write	L	Χ	Din, High-Z
Deselected	L	Χ	High-Z

Notes

- 1. X means "Don't Care"
- 2. ZZ pin is pulled down internally
- 3. For write cycles that following read cycles, the output buffers must be disabled with \overline{OE} , otherwise data bus contention will occur.
- Sleep Mode means power down state of which stand-by current does not depend on cycle time.
- Deselected means power down state of which stand-by current depends on cycle time.



TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

CS ₁	CS ₂	CS ₂	ADSP	ADSC	ADV	WRITE	CLK	ADDRESS ACCESSED	OPERATION
Н	Χ	Χ	Х	L	Χ	Х		N/A	Not Selected
L	L	Χ	L	Χ	Χ	Х	\uparrow	N/A	Not Selected
L	Х	Η	L	Χ	Χ	Х	\uparrow	N/A	Not Selected
L	L	Х	Х	L	Х	Х	↑	N/A	Not Selected
L	Х	Н	Х	L	Х	Х	↑	N/A	Not Selected
L	Н	L	L	Х	Х	Х	↑	External Address	Begin Burst Read Cycle
L	Н	L	Н	L	Х	L	↑	External Address	Begin Burst Write Cycle
L	Н	L	Н	L	Х	Н	↑	External Address	Begin Burst Read Cycle
Х	Х	Х	Н	Н	L	Н	↑	Next Address	Continue Burst Read Cycle
Н	Х	Х	Х	Н	L	Н	↑	Next Address	Continue Burst Read Cycle
Х	Х	Х	Н	Н	L	L	↑	Next Address	Continue Burst Write Cycle
Н	Х	Х	Х	Н	L	L	↑	Next Address	Continue Burst Write Cycle
Х	Х	Х	Н	Н	Н	Н	↑	Current Address	Suspend Burst Read Cycle
Н	Х	Х	Х	Н	Н	Н	↑	Current Address	Suspend Burst Read Cycle
Х	Х	Х	Н	Н	Н	L	↑	Current Address	Suspend Burst Write Cycle
Н	Х	Х	Х	Н	Н	L	↑	Current Address	Suspend Burst Write Cycle

Notes: 1. X means "Don't Care". 2. The rising edge of clock is symbolized by ↑.

- 3. WRITE = L means Write operation in WRITE TRUTH TABLE.
 WRITE = H means Read operation in WRITE TRUTH TABLE.
- 4. Operation finally depends on status of asynchronous input pins(ZZ and \overline{OE}).

WRITE TRUTH TABLE(x36/32)

GW	BW	WEa	WEb	WEc	WEd	OPERATION			
Н	Н	X	×	X	×	READ			
Н	L	Н	Н	Н	Н	READ			
Н	L	L	Н	Н	Н	WRITE BYTE a			
Н	L	Н	L	Н	Н	WRITE BYTE b			
Н	L	Н	Н	L	L	WRITE BYTE c and d			
Н	L	L	L	L	L	WRITE ALL BYTEs			
L	Х	X	Х	Х	Х	WRITE ALL BYTEs			

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(1).

WRITE TRUTH TABLE(x18)

GW	BW	WEa	WEb	OPERATION
Н	Н	X	X	READ
Н	L	Н	Н	READ
Н	L	L	Н	WRITE BYTE a
Н	L	Н	L	WRITE BYTE b
Н	L	L	L	WRITE ALL BYTEs
L	Х	Х	Х	WRITE ALL BYTEs

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of $\text{CLK}(\uparrow)$.



ABSOLUTE MAXIMUM RATINGS*

PARAMETER		SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to Vss	VDD	-0.3 to 4.6	V	
Voltage on VDDQ Supply Relative to Vss		VDDQ	VDD	V
Voltage on Input Pin Relative to Vss	Vin	-0.3 to VDD+0.3	V	
Voltage on I/O Pin Relative to Vss	Vio	-0.3 to VDDQ+0.3	V	
Power Dissipation		PD	2.2	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	Topr	0 to 70	°C
Operating Temperature	Industrial	Topr	-40 to 85	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C	

^{*}Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS at 3.3V I/O (0°C≤ TA≤70°C)

PARAMETER	SYMBOL	MIN	Тур.	MAX	UNIT
Supply Voltage	Vdd	3.135	3.3	3.6	V
	VDDQ	3.135	3.3	3.6	V
Ground	Vss	0	0	0	V

^{*} The above parameters are also guaranteed at industrial temperature range.

OPERATING CONDITIONS at 2.5V I/O $(0^{\circ}C \le TA \le 70^{\circ}C)$

PARAMETER	SYMBOL	MIN	Тур.	MAX	UNIT
Supply Voltage	Vdd	3.135	3.3	3.6	V
	VDDQ	2.375	2.5	2.9	V
Ground	Vss	0	0	0	V

^{*} The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1MHz)

PARAMETER	SYMBOL	TEST CONDITION	TYP	MAX	UNIT
Input Capacitance	Cin	VIN=0V	-	4	pF
Output Capacitance	Соит	Vout=0V	-	6	pF

*Note: Sampled not 100% tested.



DC ELECTRICAL CHARACTERISTICS(TA=0 to 70°C, VDD=3.3V+0.3V/-0.165V)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	MAX	UNIT
Input Leakage Current(except ZZ)	lı∟	V _{DD} = Max ; V _{IN} =V _{SS} to V _{DD}		-2	+2	μΑ
Output Leakage Current	lol	Output Disabled, Vouт=Vss to VDDQ		-2	+2	μΑ
Operating Current	Icc	Device Selected, Iou⊤=0mA, ZZ≤VIL, All Inputs=VIL or VIH , Cycle Time ≥cyc Min		-	400	mA
Operating Current				-	330	
	Isa	Device deselected, louт=0mA,ZZ≤ViL, f=Max, All Inputs≤0.2V or ≥ VDD-0.2V		-	160	mA
	ISB			-	150	
Standby Current	ISB1	Device deselected, IouT=0mA, ZZ≤0.2V, f = 0, All Inputs=fixed (VDD-0.2V or 0.2V)		-	80	mA
	ISB2	Device deselected, IouT=0mA, ZZ≥VDD-0.2V, f=Max, All Inputs≤VIL or ≥VIH		-	50	mA
Output Low Voltage(3.3V I/O)	Vol	IoL = 8.0mA		-	0.4	V
Output High Voltage(3.3V I/O)	Vон	Iон = -4.0mA		2.4	-	V
Output Low Voltage(2.5V I/O)	Vol	IoL = 1.0mA		-	0.4	٧
Output High Voltage(2.5V I/O)	Vон	Iон = -1.0mA		2.0	-	V
Input Low Voltage(3.3V I/O)	VIL			-0.5*	0.8	V
Input High Voltage(3.3V I/O)	ViH			2.0	VDD+0.5**	V
Input Low Voltage(2.5V I/O)	VIL			-0.3*	0.7	V
Input High Voltage(2.5V I/O)	ViH			1.7	VDD+0.5**	V

The above parameters are also guaranteed at industrial temperature range.

TEST CONDITIONS

 $(VDD=3.3V+0.3V/-0.165V, VDDQ=3.3V+0.3/-0.165V \ or \ VDD=3.3V+0.3V/-0.165V, VDDQ=2.5V+0.4V/-0.125V, \ Ta=0 \ to \ 70^{\circ}C)$

1.22 0.01 0.01 0.1001,1222 0.01 0.01 0.1001 0.122 0.01	
PARAMETER	VALUE
Input Pulse Level(for 3.3V I/O)	0 to 3V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 0.3V and 2.7V for 3.3V I/O)	1ns
Input Rise and Fall Time(Measured at 0.3V and 2.1V for 2.5V I/O)	1ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	Vddq/2
Output Load	See Fig. 1

 $^{^{\}star}$ The above parameters are also guaranteed at industrial temperature range.




^{*} $V_{IL}(Min)=-2.0(Pulse\ Width \le tCYC/2)$

^{**} $V_{IH}(Max)=4.6(Pulse\ Width \le t_{CYC}/2)$

^{**} In Case of I/O Pins, the Max. VIH=VDDQ+0.3V

Output Load(A)

Output Load(B) (for tLzc, tLzoE, tHzoE & tHzc)






Fig. 1

AC TIMING CHARACTERISTICS(TA=0 to 70°C, VDD=3.3V+0.3V/-0.165V)

DADAMETED	Symbol	-25		-20		I I mid
PARAMETER	Symbol	Min	Max	Min	Max	Unit
Cycle Time	tCYC	4.0	-	5.0	-	ns
Clock Access Time	tCD	-	2.4	-	2.8	ns
Output Enable to Data Valid	tOE	-	2.4	-	2.8	ns
Clock High to Output Low-Z	tLZC	0	1	0	-	ns
Output Hold from Clock High	tOH	0.8	ı	1.0	-	ns
Output Enable Low to Output Low-Z	tLZOE	0	-	0	-	ns
Output Enable High to Output High-Z	tHZOE	-	2.4	-	2.8	ns
Clock High to Output High-Z	tHZC	0.8	2.4	1.0	2.8	ns
Clock High Pulse Width	tCH	1.7	-	2.0	-	ns
Clock Low Pulse Width	tCL	1.7	-	2.0	-	ns
Address Setup to Clock High	tAS	1.0	-	1.2	-	ns
Address Status Setup to Clock High	tSS	1.0	-	1.2	-	ns
Data Setup to Clock High	tDS	1.0	-	1.2	-	ns
Write Setup to Clock High (GW, BW, WEX)	tWS	1.0	-	1.2	-	ns
Address Advance Setup to Clock High	tADVS	1.0	-	1.2	-	ns
Chip Select Setup to Clock High	tCSS	1.0	-	1.2	-	ns
Address Hold from Clock High	tAH	0.3	-	0.4	-	ns
Address Status Hold from Clock High	tSH	0.3	-	0.4	-	ns
Data Hold from Clock High	tDH	0.3	-	0.4	-	ns
Write Hold from Clock High (GW, BW, WEX)	tWH	0.3	-	0.4	-	ns
Address Advance Hold from Clock High	tADVH	0.3	-	0.4	-	ns
Chip Select Hold from Clock High	tCSH	0.3	-	0.4	-	ns
ZZ High to Power Down	tPDS	2	-	2	-	cycle
ZZ Low to Power Up	tPUS	2	-	2	-	cycle


Notes: 1 The above parameters are also guaranteed at industrial temperature range.

- All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
- 3. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.
- 4. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.




^{*} Capacitive Load consists of all components of the test environment.


^{*} Including Scope and Jig Capacitance
























APPLICATION INFORMATION


DEPTH EXPANSION

The Samsung 128Kx36 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 128K depth to 256K depth without extra logic.



INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)

(ADSP CONTROLLED, ADSC=HIGH)






APPLICATION INFORMATION


DEPTH EXPANSION

The Samsung 256Kx18 Synchronous Pipelinde Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 256K depth to 512K depth without extra logic.




INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)

(ADSP CONTROLLED, ADSC=HIGH)




*Notes: n = 14 32K depth, 15 64K depth, 16 128K depth, 17 256K depth







PACKAGE DIMENSIONS

100-TQFP-1420A





0.50 ±0.10



⊕0.10 MAX

