

# Buffered 8Mx72 DIMM

(4Mx16 & 4Mx4 base)

Revision 0.1

June 1998

## DRAM MODULE

M372C0805BT0-C

---

### Revision History

#### Version 0.0 (Sept. 1997)

- Removed two AC parameters  $t_{CACP}$ (access time from  $\overline{CAS}$ ) and  $t_{AAP}$ (access time from col. addr.) in *AC CHARACTERISTICS*.
- Changed the parameter  $t_{CAC}$ (access time from  $\overline{CAS}$ ) from 18ns to 20ns @ -5 in *AC CHARACTERISTICS*.

#### Version 0.1 (June 1998)

- The 3rd.(4th.) generation of 64M(16M) DRAM components are applied for this module.

## DRAM MODULE

## M372C0805BT0-C

### M372C0805BT0-C Fast Page Mode

8M x 72 DRAM DIMM with ECC Using 4Mx16 & 4Mx4, 4K Refresh, 5V

#### GENERAL DESCRIPTION

The Samsung M372C0805BT0-C is a 8Mx72bits Dynamic RAM high density memory module. The Samsung M372C0805BT0-C consists of eight 4Mx16bits & four 4Mx4bits CMOS DRAMs in TSOP-II 400mil packages and two 16 bits driver IC in TSSOP package mounted on a 168-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The M372C0805BT0-C is a Dual In-line Memory Module and is intended for mounting into 168 pin edge connector sockets.

#### PERFORMANCE RANGE

Speed	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>	t <sub>PC</sub>
-C50	50ns	18ns	90ns	35ns
-C60	60ns	20ns	110ns	40ns

#### FEATURES

- Part Identification  
- M372C0805BT0-C (4096cycles/64ms Ref. TSOP II)
- Fast Page Mode Operation
- CAS-before-RAS Refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible inputs and outputs
- Single 5V±10% power supply
- JEDEC standard pinout & Buffered PDpin
- Buffered input except RAS and DQ
- PCB : Height(1000mil), double sided component

#### PIN CONFIGURATIONS

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back	Pin	Back
1	V <sub>SS</sub>	29	* <u>CAS</u> 2	57	DQ22	85	V <sub>SS</sub>	113	* <u>CAS</u> 3	141	DQ58		
2	DQ0	30	<u>RAS</u> 0	58	DQ23	86	DQ36	114	<u>RAS</u> 1	142	DQ59		
3	DQ1	31	<u>OE</u> 0	59	V <sub>CC</sub>	87	DQ37	115	RFU	143	V <sub>CC</sub>		
4	DQ2	32	V <sub>SS</sub>	60	DQ24	88	DQ38	116	V <sub>SS</sub>	144	DQ60		
5	DQ3	33	A0	61	RFU	89	DQ39	117	A1	145	RFU		
6	V <sub>CC</sub>	34	A2	62	RFU	90	V <sub>CC</sub>	118	A3	146	RFU		
7	DQ4	35	A4	63	RFU	91	DQ40	119	A5	147	RFU		
8	DQ5	36	A6	64	RFU	92	DQ41	120	A7	148	RFU		
9	DQ6	37	A8	65	DQ25	93	DQ42	121	A9	149	DQ61		
10	DQ7	38	A10	66	DQ26	94	DQ43	122	A11	150	DQ62		
11	DQ8	39	A12	67	DQ27	95	DQ44	123	*A13	151	DQ63		
12	V <sub>SS</sub>	40	V <sub>CC</sub>	68	V <sub>SS</sub>	96	V <sub>SS</sub>	124	V <sub>CC</sub>	152	V <sub>SS</sub>		
13	DQ9	41	RFU	69	DQ28	97	DQ45	125	RFU	153	DQ64		
14	DQ10	42	RFU	70	DQ29	98	DQ46	126	B0	154	DQ65		
15	DQ11	43	V <sub>SS</sub>	71	DQ30	99	DQ47	127	V <sub>SS</sub>	155	DQ66		
16	DQ12	44	<u>OE</u> 2	72	DQ31	100	DQ48	128	RFU	156	DQ67		
17	DQ13	45	<u>RAS</u> 2	73	V <sub>CC</sub>	101	DQ49	129	<u>RAS</u> 3	157	V <sub>CC</sub>		
18	V <sub>CC</sub>	46	<u>CAS</u> 4	74	DQ32	102	V <sub>CC</sub>	130	<u>CAS</u> 5	158	DQ68		
19	DQ14	47	* <u>CAS</u> 6	75	DQ33	103	DQ50	131	* <u>CAS</u> 7	159	DQ69		
20	DQ15	48	<u>W</u> 2	76	DQ34	104	DQ51	132	<u>PDE</u>	160	DQ70		
21	DQ16	49	V <sub>CC</sub>	77	DQ35	105	DQ52	133	V <sub>CC</sub>	161	DQ71		
22	DQ17	50	RSVD	78	V <sub>SS</sub>	106	DQ53	134	RSVD	162	V <sub>SS</sub>		
23	V <sub>SS</sub>	51	RSVD	79	PD1	107	V <sub>SS</sub>	135	RSVD	163	PD2		
24	RSVD	52	DQ18	80	PD3	108	RSVD	136	DQ54	164	PD4		
25	RSVD	53	DQ19	81	PD5	109	RSVD	137	DQ55	165	PD6		
26	V <sub>CC</sub>	54	V <sub>SS</sub>	82	PD7	110	V <sub>CC</sub>	138	V <sub>SS</sub>	166	PD8		
27	<u>W</u> 0	55	DQ20	83	ID0	111	RFU	139	DQ56	167	ID1		
28	<u>CAS</u> 0	56	DQ21	84	V <sub>CC</sub>	112	<u>CAS</u> 1	140	DQ57	168	V <sub>CC</sub>		

#### PIN NAMES

Pin Names	Function
A0, B0, A1 - A11	Address Input(4K ref.)
<u>DQ</u> 0 - <u>DQ</u> 71	Data In/Out
<u>W</u> 0, <u>W</u> 2	Read/Write Enable
<u>OE</u> 0, <u>OE</u> 2	Output Enable
<u>RAS</u> 0 - <u>RAS</u> 3	Row Address Strobe
<u>CAS</u> 0, 1,4,5	Column Address Strobe
V <sub>CC</sub>	Power(+5V)
V <sub>SS</sub>	Ground
NC	No Connection
<u>PDE</u>	Presence Detect Enable
PD1 - 8	Presence Detect
ID0 - 1	ID bit
RSVD	Reserved Use
RFU	Reserved for Future Use

Pins marked '\*' are not used in this module.

#### PD & ID Table

Pin	50NS	60NS
PD1	0	0
PD2	0	0
PD3	1	1
PD4	1	1
PD5	0	0
PD6	0	1
PD7	0	1
PD8	0	0
ID0	0	0
ID1	0	0

PD Note :PD & ID Terminals must each be pulled up through a register to V<sub>CC</sub> at the next higher level assembly. PDs will be either open (NC) or driven to V<sub>SS</sub> via on-board buffer circuits.

PD : 0 for Vol of Drive IC & 1 for N.C




ID Note : IDs will be either open (NC) or connected directly to V<sub>SS</sub> without a buffer.

ID : 0 for V<sub>SS</sub> & 1 for N.C

**DRAM MODULE**

**M372C0805BT0-C**

**FUNCTIONAL BLOCK DIAGRAM**



## DRAM MODULE

## M372C0805BT0-C

### ABSOLUTE MAXIMUM RATINGS \*

Item	Symbol	Rating	Unit
Voltage on any pin relative Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on Vcc supply relative to Vss	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C
Power Dissipation	P <sub>D</sub>	12	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	-	V <sub>CC</sub> *1	V
Input Low Voltage	V <sub>IL</sub>	-1.0*2	-	0.8	V

\*1 : V<sub>CC</sub>+2.0V at pulse width ≤ 20ns, which is measured at V<sub>CC</sub>.

\*2 : -2.0V at pulse width ≤ 20ns, which is measured at V<sub>SS</sub>.

### DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Symbol	Speed	M372C0805BT0		Unit
		Min	Max	
I <sub>CC1</sub>	-50	-	760	mA
	-60	-	700	mA
I <sub>CC2</sub>	Don't care	-	100	mA
I <sub>CC3</sub>	-50	-	760	mA
	-60	-	700	mA
I <sub>CC4</sub>	-50	-	540	mA
	-60	-	480	mA
I <sub>CC5</sub>	Don't care	-	30	mA
I <sub>CC6</sub>	-50	-	760	mA
	-60	-	700	mA
I <sub>I(L)</sub>	Don't care	-10	10	uA
I <sub>O(L)</sub>		-10	10	uA
V <sub>OH</sub>	Don't care	2.4	-	V
V <sub>OL</sub>		-	0.4	V

I<sub>CC1</sub>\*: Operating Current \* ( $\overline{RAS}$ ,  $\overline{CAS}$ , Address cycling @trc=min)

I<sub>CC2</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=W=V_{IH}$ )

I<sub>CC3</sub>\*:  $\overline{RAS}$  Only Refresh Current \* ( $\overline{CAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @trc=min)

I<sub>CC4</sub>\*: Fast Page Mode Current \* ( $\overline{RAS}=V_{IL}$ ,  $\overline{CAS}$  cycling : t<sub>PC</sub>=min)

I<sub>CC5</sub> : Standby Current ( $\overline{RAS}=\overline{CAS}=W=V_{CC}-0.2V$ )

I<sub>CC6</sub>\*:  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current \* ( $\overline{RAS}$  and  $\overline{CAS}$  cycling @trc=min)

I<sub>I(L)</sub> : Input Leakage Current (Any input  $0 \leq V_{IN} \leq V_{CC}+0.5V$ , all other pins not under test=0 V)

I<sub>O(L)</sub> : Output Leakage Current(Data Out is disabled,  $0V \leq V_{OUT} \leq V_{CC}$ )

V<sub>OH</sub> : Output High Voltage Level (I<sub>OH</sub> = -5mA)

V<sub>OL</sub> : Output Low Voltage Level (I<sub>OL</sub> = 4.2mA)

\* **NOTE** : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub> and I<sub>CC3</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one Fast Page mode cycle time, t<sub>PC</sub>.

## DRAM MODULE

## M372C0805BT0-C

### CAPACITANCE (TA = 25°C, f = 1MHz)

Item	Symbol	Min	Max	Unit
Input capacitance[A0, B0, A1 - A11]	CIN1	-	20	pF
Input capacitance[W0, W2, OE0, OE2]	CIN2	-	20	pF
Input capacitance[RAS0 - RAS3]	CIN3	-	31	pF
Input capacitance[CAS0, 1,4,5]	CIN4	-	20	pF
Input/Output capacitance[ $\overline{\text{DQ0}}$ - 71]	CDQ	-	24	pF

### AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, VCC=5.0V±10%. See notes 1,2.)

Test condition : Vin/Vii=2.6/0.8V, Voh/Vol=2.4/0.4V, output loading CL=100pF

Parameter	Symbol	-50		-60		Unit	Note
		Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		ns	
Read-modify-write cycle time	tRWC	133		155		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60	ns	3,4
Access time from $\overline{\text{CAS}}$	tCAC		18		20	ns	3,4,5,11
Access time from column address	tAA		30		35	ns	3,10,11
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	5		5		ns	3,11
Output buffer turn-off delay	tOFF	5	18	5	20	ns	6,11
Transition time(rise and fall)	tT	1	50	1	50	ns	2
RAS precharge time	tRP	30		40		ns	
RAS pulse width	tRAS	50	10K	60	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	18		20		ns	11
$\overline{\text{CAS}}$ hold time	tCSH	45		55		ns	11
$\overline{\text{CAS}}$ pulse width	tCAS	13	10K	15	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	18	32	18	40	ns	4,11
$\overline{\text{RAS}}$ to column address delay time	tRAD	13	20	13	25	ns	10,11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	10		10		ns	11
Row address set-up time	tASR	5		5		ns	11
Row address hold time	tRAH	8		8		ns	11
Column address set-up time	tASC	0		0		ns	12
Column address hold time	tCAH	10		10		ns	12
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		ns	11
Read command set-up time	tRCS	0		0		ns	
Read command hold referencde to $\overline{\text{CAS}}$	tRCH	0		0		ns	8
Read command hold referenced to $\overline{\text{RAS}}$	tRRH	-2		-2		ns	8,11
Write command hold time	tWCH	10		10		ns	
Write command pulse width	tWP	10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	20		20		ns	11
Write command to $\overline{\text{CAS}}$ lead time	tCWL	13		15		ns	15
Data in set-up time	tDS	-2		-2		ns	9,11
Data in hold time	tDH	15		15		ns	9,11
Refresh period	tREF		64		64	ms	
Write command set-up time	tWCS	0		0		ns	7
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	36		40		ns	7,15
Column address to $\overline{\text{W}}$ delay time	tAWD	48		55		ns	7
$\overline{\text{CAS}}$ prechange to $\overline{\text{W}}$ delay time	tCPWD	53		60		ns	7

**DRAM MODULE**

**M372C0805BT0-C**

**AC CHARACTERISTICS** (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%. See notes 1, 2.)

Parameter	Symbol	-50		-60		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t <sub>RWD</sub>	73		85		ns	7, 11
CAS setup time(CAS-before- $\overline{\text{RAS}}$ refresh)	t <sub>CSR</sub>	10		10		ns	11, 16
CAS hold time(CAS-before- $\overline{\text{RAS}}$ refresh)	t <sub>CHR</sub>	8		8		ns	11
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t <sub>RPC</sub>	3		3		ns	11
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		35		40	ns	3, 11
Fast page mode cycle time	t <sub>PC</sub>	35		40		ns	
Fast page mode read-modify-write cycle time	t <sub>PRWC</sub>	76		85		ns	
$\overline{\text{CAS}}$ precharge time(Fast page cycle)	t <sub>CP</sub>	10		10		ns	13
$\overline{\text{RAS}}$ pulse width(Fast page cycle)	t <sub>RASP</sub>	50	200K	60	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t <sub>RHCP</sub>	35		40		ns	11
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time(C-B-R refresh)	t <sub>WRP</sub>	15		15		ns	11
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time(C-B-R refresh)	t <sub>WRH</sub>	8		8		ns	11
$\overline{\text{OE}}$ access time	t <sub>OE A</sub>		18		20	ns	11
$\overline{\text{OE}}$ to data delay	t <sub>OE D</sub>	18		20		ns	11
Output buffer turn off delay time from $\overline{\text{OE}}$	t <sub>OE Z</sub>	5	18	5	20	ns	11
$\overline{\text{OE}}$ command hold time	t <sub>OE H</sub>	13		15		ns	
<b>Present Detect Read Cycle</b>							
$\overline{\text{PDE}}$ to Valid PD bit	t <sub>PD</sub>		10		10	ns	
$\overline{\text{PDE}}$ to PD bit Inactive	t <sub>PD OFF</sub>	2	7	2	7	ns	

## DRAM MODULE

## M372C0805BT0-C

### NOTES


1. An initial pause of 200us is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles before proper device operation is achieved.
2. Input voltage levels are  $V_{ih}/V_{il}$ .  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
7.  $t_{\text{WCS}}$ ,  $t_{\text{RWd}}$ ,  $t_{\text{CWD}}$ ,  $t_{\text{AWd}}$  and  $t_{\text{CPWD}}$  are not restrictive operating parameter. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{\text{RWd}} \geq t_{\text{RWd}}(\text{min})$ ,  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{AWd}} \geq t_{\text{AWd}}(\text{min})$  and  $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{min})$ . The cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of data out(at access time) is indeterminate.
8. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles.
10. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .
11. The timing skew from the DRAM to the DIMM resulted from the addition of buffers.
12.  $t_{\text{ASC}}$ ,  $t_{\text{CAH}}$  are referenced to the earlier  $\overline{\text{CAS}}$  falling edge.
13.  $t_{\text{CP}}$  is specified from the last  $\overline{\text{CAS}}$  rising edge in the previous cycle to the first  $\overline{\text{CAS}}$  falling edge in the next cycle.
14.  $t_{\text{CWD}}$  is referenced to the later  $\overline{\text{CAS}}$  falling edge at word read-modify-write cycle.
15.  $t_{\text{CWL}}$  is specified from  $\overline{\text{W}}$  falling edge to the earlier  $\overline{\text{CAS}}$  rising edge.
16.  $t_{\text{CSR}}$  is referenced to earlier  $\overline{\text{CAS}}$  falling low before  $\overline{\text{RAS}}$  transition low.



**DRAM MODULE**

**M372C0805BT0-C**

**READ CYCLE**




□ Don't care  
■ Undefined

**DRAM MODULE**

**M372C0805BT0-C**

**WRITE CYCLE ( EARLY WRITE )**

NOTE : DOUT = OPEN




□ Don't care  
■ Undefined

**DRAM MODULE**

**M372C0805BT0-C**

**WRITE CYCLE (  $\overline{OE}$  CONTROLLED WRITE )**

NOTE : DOUT = OPEN




□ Don't care  
■ Undefined

**DRAM MODULE**

**M372C0805BT0-C**

**READ - MODIFY - WRITE CYCLE**




□ Don't care  
■ Undefined

**DRAM MODULE**

**M372C0805BT0-C**

**FAST PAGE READ CYCLE**

NOTE : DOUT = OPEN




Don't care  
 Undefined

**DRAM MODULE**

**M372C0805BT0-C**

**FAST PAGE WRITE CYCLE ( EARLY WRITE )**

NOTE : DOUT = OPEN




Don't care  
 Undefined

# DRAM MODULE

# M372C0805BT0-C

## FAST PAGE READ - MODIFY - WRITE CYCLE



- Don't care
- Undefined


# DRAM MODULE

# M372C0805BT0-C

## $\overline{\text{RAS}}$ - ONLY REFRESH CYCLE


NOTE :  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ ,  $\text{DIN}$  = Don't care

$\text{DOUT}$  = OPEN



## $\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ REFRESH CYCLE

NOTE :  $\overline{\text{OE}}$ ,  $\text{A}$  = Don't care




Don't care  
Undefined



**DRAM MODULE**

**M372C0805BT0-C**

**HIDDEN REFRESH CYCLE ( READ )**




□ Don't care  
■ Undefined

**DRAM MODULE**

**M372C0805BT0-C**

**HIDDEN REFRESH CYCLE ( WRITE )**

NOTE : DOUT = OPEN




□ Don't care  
■ Undefined


**DRAM MODULE**

**M372C0805BT0-C**


**CAS-BEFORE-RAS REFRESH CYCLE**




**READ CYCLE**



**WRITE CYCLE**



**READ-MODIFY-WRITE**



Don't care  
 Undefined


NOTE : This timing diagram is applied to all devices besides 16M DRAM 4th & 64M DRAM.

**DRAM MODULE**

**M372C0805BT0-C**


**CAS - BEFORE - RAS SELF REFRESH CYCLE**

NOTE :  $\overline{OE}$ , A = Don't care



**TEST MODE IN CYCLE**

NOTE :  $\overline{OE}$ , A = Don't care




Don't care  
 Undefined

**DRAM MODULE**


**M372C0805BT0-C**

**PACKAGE DIMENSIONS**


Units : Inches (millimeters)




( Front view )




( Back view )



Detail A



Detail B



Detail C

Tolerances :  $\pm 0.005$  (.13) unless otherwise specified

The used device is 4Mx16 & 4Mx4 DRAM with Fast Page mode, TSOP II.  
 DRAM Part No. : M372C0805BT0 -K4F641611B & K4F170411C