

DRAM MODULE

M372F160(8)0DJ(T)0-C

M372F160(8)0DJ(T)0-C EDO Mode

16M x 72 DRAM DIMM with ECC Using 16Mx4, 4K & 8K Refresh, 3.3V

GENERAL DESCRIPTION

The Samsung M372F160(8)0DJ(T)0-C is a 16Mx72bits Dynamic RAM high density memory module. The Samsung M372F160(8)0DJ(T)0-C consists of eighteen CMOS 16Mx4bits DRAMs in SOJ/TSOP-II 400mil packages and two 16 bits driver IC in TSSOP package mounted on a 168-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The M372F160(8)0DJ(T)0-C is a Dual In-line Memory Module and is intended for mounting into 168 pin edge connector sockets.

PERFORMANCE RANGE

Speed	t _{TRAC}	t _{CAC}	t _{RC}	t _{HPC}
-C50	50ns	18ns	84ns	20ns
-C60	60ns	20ns	104ns	25ns

FEATURES

- Part Identification

Part number	PKG	Ref.	CBR Ref.	ROR Ref.
M372F1600DJ0-C	SOJ	4K	4K/64ms	
M372F1600DT0-C	TSOP			
M372F1680DJ0-C	SOJ	8K	4K/64ms	8K/64ms
M372F1680DT0-C	TSOP			

- Extended Data Out Mode Operation
- CAS-before-RAS Refresh capability
- RAS-only and Hidden refresh capability
- LVTTTL compatible inputs and outputs
- Single 3.3V±0.3V power supply
- JEDEC standard pinout & Buffered PDpin
- Buffered input except \overline{RAS} and DQ
- PCB : Height(1250mil), double sided component

PIN CONFIGURATIONS

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	V _{SS}	29	*CAS ₂	57	DQ ₂₂	85	V _{SS}	113	*CAS ₃	141	DQ ₅₈
2	DQ ₀	30	RAS ₀	58	DQ ₂₃	86	DQ ₃₆	114	*RAS ₁	142	DQ ₅₉
3	DQ ₁	31	OE ₀	59	V _{CC}	87	DQ ₃₇	115	RFU	143	V _{CC}
4	DQ ₂	32	V _{SS}	60	DQ ₂₄	88	DQ ₃₈	116	V _{SS}	144	DQ ₆₀
5	DQ ₃	33	A ₀	61	RFU	89	DQ ₃₉	117	A ₁	145	RFU
6	V _{CC}	34	A ₂	62	RFU	90	V _{CC}	118	A ₃	146	RFU
7	DQ ₄	35	A ₄	63	RFU	91	DQ ₄₀	119	A ₅	147	RFU
8	DQ ₅	36	A ₆	64	RFU	92	DQ ₄₁	120	A ₇	148	RFU
9	DQ ₆	37	A ₈	65	DQ ₂₅	93	DQ ₄₂	121	A ₉	149	DQ ₆₁
10	DQ ₇	38	A ₁₀	66	DQ ₂₆	94	DQ ₄₃	122	A ₁₁	150	DQ ₆₂
11	DQ ₈	39	A ₁₂	67	DQ ₂₇	95	DQ ₄₄	123	*A ₁₃	151	DQ ₆₃
12	V _{SS}	40	V _{CC}	68	V _{SS}	96	V _{SS}	124	V _{CC}	152	V _{SS}
13	DQ ₉	41	RFU	69	DQ ₂₈	97	DQ ₄₅	125	RFU	153	DQ ₆₄
14	DQ ₁₀	42	RFU	70	DQ ₂₉	98	DQ ₄₆	126	B ₀	154	DQ ₆₅
15	DQ ₁₁	43	V _{SS}	71	DQ ₃₀	99	DQ ₄₇	127	V _{SS}	155	DQ ₆₆
16	DQ ₁₂	44	OE ₂	72	DQ ₃₁	100	DQ ₄₈	128	RFU	156	DQ ₆₇
17	DQ ₁₃	45	RAS ₂	73	V _{CC}	101	DQ ₄₉	129	*RAS ₃	157	V _{CC}
18	V _{CC}	46	CAS ₄	74	DQ ₃₂	102	V _{CC}	130	*CAS ₅	158	DQ ₆₈
19	DQ ₁₄	47	*CAS ₆	75	DQ ₃₃	103	DQ ₅₀	131	*CAS ₇	159	DQ ₆₉
20	DQ ₁₅	48	W ₂	76	DQ ₃₄	104	DQ ₅₁	132	PDE	160	DQ ₇₀
21	DQ ₁₆	49	V _{CC}	77	DQ ₃₅	105	DQ ₅₂	133	V _{CC}	161	DQ ₇₁
22	DQ ₁₇	50	RSVD	78	V _{SS}	106	DQ ₅₃	134	RSVD	162	V _{SS}
23	V _{SS}	51	RSVD	79	PD ₁	107	V _{SS}	135	RSVD	163	PD ₂
24	RSVD	52	DQ ₁₈	80	PD ₃	108	RSVD	136	DQ ₅₄	164	PD ₄
25	RSVD	53	DQ ₁₉	81	PD ₅	109	RSVD	137	DQ ₅₅	165	PD ₆
26	V _{CC}	54	V _{SS}	82	PD ₇	110	V _{CC}	138	V _{SS}	166	PD ₈
27	W ₀	55	DQ ₂₀	83	ID ₀	111	RFU	139	DQ ₅₆	167	ID ₁
28	CAS ₀	56	DQ ₂₁	84	V _{CC}	112	*CAS ₁	140	DQ ₅₇	168	V _{CC}

NOTE : A12 is used for only M372F1680DJ0/DT0-C (8K Ref.)

PD Note : PD & ID Terminals must each be pulled up through a register to V_{CC} at the next higher level assembly. PDs will be either open (NC) or driven to V_{SS} via on-board buffer circuits.
ID Note : IDs will be either open (NC) or connected directly to V_{SS} without a buffer.

PIN NAMES

Pin Names	Function
A ₀ , B ₀ , A ₁ - A ₁₁	Address Input(4K ref.)
A ₀ , B ₀ , A ₁ - A ₁₂	Address Input(8K ref.)
DQ ₀ - DQ ₇₁	Data In/Out
W ₀ , W ₂	Read/Write Enable
OE ₀ , OE ₂	Output Enable
RAS ₀ , RAS ₂	Row Address Strobe
CAS ₀ , CAS ₄	Column Address Strobe
V _{CC}	Power(+3.3V)
V _{SS}	Ground
NC	No Connection
PDE	Presence Detect Enable
PD ₁ - 8	Presence Detect
ID ₀ - 1	ID bit
RSVD	Reserved Use
RFU	Reserved for Future Use

Pins marked '*' are not used in this module.

PD & ID Table


Pin	50NS	60NS
PD ₁	1	1
PD ₂	1	1
PD ₃	1	1
PD ₄	1	1
PD ₅	1	1
PD ₆	0	1
PD ₇	0	1
PD ₈	0	0
ID ₀	0	0
ID ₁	0	0

PD : 0 for Vol of Drive IC & 1 for N.C
ID : 0 for V_{SS} & 1 for N.C



DRAM MODULE

M372F160(8)0DJ(T)0-C

FUNCTIONAL BLOCK DIAGRAM



NOTE : A12 is used for only M372F1680DJ0/DT0 (8K Ref.)



DRAM MODULE

M372F160(8)0DJ(T)0-C

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on any pin relative Vss	V _{IN} , V _{OUT}	-0.5 to +4.6	V
Voltage on Vcc supply relative to Vss	V _{CC}	-0.5 to +4.6	V
Storage Temperature	T _{stg}	-55 to +125	°C
Power Dissipation	PD	18	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to VSS, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	V

*1 : V_{CC}+1.3V at pulse width≤15ns, which is measured at V_{CC}.

*2 : -1.3V at pulse width≤15ns, which is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Symbol	Speed	M372F1600DJ(T)0		M372F1680DJ(T)0		Unit
		Min	Max	Min	Max	
I _{CC1}	-50	-	1980	-	1440	mA
	-60	-	1800	-	1260	mA
I _{CC2}	Don't care	-	100	-	100	mA
I _{CC3}	-50	-	1980	-	1440	mA
	-60	-	1800	-	1260	mA
I _{CC4}	-50	-	1620	-	1620	mA
	-60	-	1440	-	1440	mA
I _{CC5}	Don't care	-	30	-	30	mA
I _{CC6}	-50	-	1980	-	1980	mA
	-60	-	1800	-	1800	mA
I _{I(L)} I _{O(L)}	Don't care	-10	10	-10	10	uA
		-5	5	-5	5	uA
V _{OH} V _{OL}	Don't care	2.4	-	2.4	-	V
		-	0.4	-	0.4	V

I_{CC1}*: Operating Current * (\overline{RAS} , \overline{CAS} , Address cycling @trc=min)

I_{CC2} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3}*: RAS Only Refresh Current * ($\overline{CAS}=V_{IH}$, \overline{RAS} cycling @trc=min)

I_{CC4}*: Extended Data Out Mode Current * ($\overline{RAS}=V_{IL}$, \overline{CAS} cycling : t_{HPC}=min)

I_{CC5} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}*: \overline{CAS} -Before- \overline{RAS} Refresh Current * (\overline{RAS} and \overline{CAS} cycling @trc=min)

I_{I(L)} : Input Leakage Current (Any input 0≤V_{IN}≤V_{CC}+0.3V, all other pins not under test=0 V)

I_{O(L)} : Output Leakage Current(Data Out is disabled, 0V≤V_{OUT}≤V_{CC})

V_{OH} : Output High Voltage Level (I_{OH} = -2mA)

V_{OL} : Output Low Voltage Level (I_{OL} = 2mA)

* **NOTE** : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one EDO mode cycle time, t_{HPC}.



DRAM MODULE

M372F160(8)0DJ(T)0-C

CAPACITANCE (TA = 25°C, f = 1MHz)

Item	Symbol	Min	Max	Unit
Input capacitance[A0, B0, A1 - A12]	CIN1	-	20	pF
Input capacitance[W0, W2, OE0, OE2]	CIN2	-	20	pF
Input capacitance[RAS0, RAS2]	CIN3	-	73	pF
Input capacitance[CAS0, CAS4]	CIN4	-	20	pF
Input/Output capacitance[DQ0 - 71]	CDQ	-	17	pF

AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, VCC = 3.3V ± 0.3V. See notes 1,2.)

Test condition : VIH/VI = 2.2/0.7V, VOH/VOL = 2.0/0.8V, output loading CL = 100pF

Parameter	Symbol	-50		-60		Unit	Note
		Min	Max	Min	Max		
Random read or write cycle time	tRC	84		104		ns	
Read-modify-write cycle time	tRWC	128		153		ns	
Access time from RAS	tRAC		50		60	ns	3,4,10
Access time from CAS	tCAC		18		20	ns	3,4,5,13
Access time from column address	tAA		30		35	ns	3,10,13
CAS to output in Low-Z	tCLZ	8		8		ns	3,13
OE to output in Low-Z	tOLZ	8		8		ns	3,13
Output buffer turn-off delay from CAS	tCEZ	8	18	8	18	ns	6,11,13
Transition time(rise and fall)	tr	1	50	1	50	ns	2
RAS precharge time	tRP	30		40		ns	
RAS pulse width	tRAS	50	10K	60	10K	ns	
RAS hold time	tRSH	13		15		ns	13
CAS hold time	tCSH	36		38		ns	13
CAS pulse width	tCAS	8	10K	10	10K	ns	
RAS to CAS delay time	tRCD	15	32	18	40	ns	4,13
RAS to column address delay time	tRAD	10	20	13	25	ns	10,13
CAS to RAS precharge time	tCRP	10		10		ns	13
Row address set-up time	tASR	5		5		ns	13
Row address hold time	tRAH	5		8		ns	13
Column address set-up time	tASC	0		0		ns	
Column address hold time	tCAH	7		10		ns	
Column address to RAS lead time	tRAL	30		35		ns	13
Read command set-up time	tRCS	0		0		ns	
Read command hold referenced to CAS	tRCH	0		0		ns	8
Read command hold referenced to RAS	tRRH	-2		-2		ns	8,13
Write command set-up time	tWCS	0		0		ns	7
Write command hold time	tWCH	7		10		ns	
Write command pulse width	tWP	7		10		ns	
Write command to RAS lead time	tRWL	13		15		ns	13
Write command to CAS lead time	tCWL	7		10		ns	
Data set-up time	tDS	-2		-2		ns	9,13
Data hold time	tDH	13		15		ns	9,13
Refresh period(4K & 8K)	tREF		64		64	ms	
CAS to W delay time	tCWD	33		38		ns	7
RAS to W delay time	tRWD	68		82		ns	7,13

DRAM MODULE

M372F160(8)0DJ(T)0-C

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, V_{CC} = 3.3V ± 0.3V. See notes 1,2.)

Parameter	Symbol	-50		-60		Unit	Note
		Min	Max	Min	Max		
Column address to \overline{W} delay time	t _{AWD}	45		53		ns	7
CAS precharge time to \overline{W} delay time	t _{CPWD}	47		58		ns	
CAS setup time(CAS-before-RAS refresh)	t _{CSR}	10		10		ns	13
CAS hold time(CAS-before-RAS refresh)	t _{CHR}	8		8		ns	13
RAS to \overline{CAS} precharge time	t _{RPC}	3		3		ns	13
Access time from \overline{CAS} precharge	t _{CPA}		33		40	ns	3,13
Hyper page cycle time	t _{HPC}	20		25		ns	12
Hyper page read-modify-write cycle time	t _{HPRWC}	70		77		ns	12
\overline{CAS} precharge time(Hyper page cycle)	t _{CP}	7		10		ns	
RAS pulse width (Hyper page cycle)	t _{RASP}	50	200K	60	200K	ns	
RAS hold time from CAS precharge	t _{RHCP}	35		40		ns	13
\overline{W} to \overline{RAS} precharge time(C-B-R refresh)	t _{WRP}	15		15		ns	13
\overline{W} to \overline{RAS} hold time(C-B-R refresh)	t _{WRH}	8		8		ns	13
\overline{OE} access time	t _{OEA}		18		20	ns	13
\overline{OE} to data delay	t _{OED}	15		18		ns	13
Output buffer turn off delay time from \overline{OE}	t _{OEZ}	8	18	8	18	ns	13
\overline{OE} command hold time	t _{OEH}	5		5		ns	
Output data hold time(C-B-R refresh)	t _{DOH}	10		10		ns	13
Output buffer turn off delay time from \overline{RAS}	t _{REZ}	3	13	3	13	ns	6,11
Output buffer turn off delay time from \overline{W}	t _{WEZ}	8	18	8	18	ns	6,13
\overline{W} to data delay	t _{WED}	20		20		ns	13
\overline{OE} to \overline{CAS} hold time	t _{OCH}	5		5		ns	
CAS hold time to \overline{OE}	t _{CHO}	5		5		ns	
\overline{OE} precharge time	t _{OEP}	5		5		ns	
\overline{W} pulse width (Hyper page cycle)	t _{WPE}	5		5		ns	
Present Detect Read Cycle							
\overline{PDE} to Valid PD bit	t _{PD}		10		10	ns	
\overline{PDE} to PD bit Inactive	t _{PD OFF}	2	7	2	7	ns	

DRAM MODULE

M372F160(8)0DJ(T)0-C

NOTES


1. An initial pause of 200us is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
2. Input voltage levels are V_{ih}/V_{il} . $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameter. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$ the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CPWD} \geq t_{CPWD}(\min)$. The cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of data out(at access time) is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. If \overline{RAS} goes high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{CAS} high going. If \overline{CAS} goes high before \overline{RAS} high going, the open circuit condition of the output is achieved by \overline{RAS} going.
12. $t_{ASC} \geq 6ns$.
13. The timing skew from the DRAM to the DIMM resulted from the addition of buffers.

DRAM MODULE

M372F160(8)0DJ(T)0-C

WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




Don't care
 Undefined

DRAM MODULE

M372F160(8)0DJ(T)0-C

WRITE CYCLE (\overline{OE} CONTROLLED WRITE)

NOTE : DOUT = OPEN




Don't care
Undefined

DRAM MODULE

M372F160(8)0DJ(T)0-C

READ - MODIFY - WRITE CYCLE




□ Don't care
■ Undefined

DRAM MODULE

M372F160(8)0DJ(T)0-C

HYPER PAGE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN



Don't care
 Undefined


DRAM MODULE

M372F160(8)0DJ(T)0-C

$\overline{\text{RAS}}$ - ONLY REFRESH CYCLE*


NOTE : $\overline{\text{W}}$, $\overline{\text{OE}}$, DIN = Don't care

DOUT = OPEN



$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ REFRESH CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care




Don't care
 Undefined

* In $\overline{\text{RAS}}$ -only refresh cycle of 64Mb A-die & B-die, when $\overline{\text{CAS}}$ signal transits from Low to High, the valid data may be cut off.

DRAM MODULE

M372F160(8)0DJ(T)0-C

HIDDEN REFRESH CYCLE (READ)




Don't care
Undefined

DRAM MODULE

M372F160(8)0DJ(T)0-C

HIDDEN REFRESH CYCLE (WRITE)

NOTE : DOUT = OPEN




□ Don't care
■ Undefined

DRAM MODULE

M372F160(8)0DJ(T)0-C


CAS - BEFORE - RAS SELF REFRESH CYCLE

NOTE : \overline{OE} , A = Don't care



TEST MODE IN CYCLE

NOTE : \overline{OE} , A = Don't care




Don't care
 Undefined

DRAM MODULE


M372F160(8)0DJ(T)0-C

PACKAGE DIMENSIONS


Units : Inches (millimeters)




(Front view)




(Back view)



Detail A



Detail B



Detail C

Tolerances : ±.005(.13) unless otherwise specified

The used device is 16Mx4 DRAM with EDO mode, SOJ (400 mil) or TSOP II.
 DRAM Part No. : M372F1600DJ(T)0 - K4E640412D-J, K4E640412D-T.
 M372F1680DJ(T)0 - K4E660412D-J, K4E660412D-T.