

DRAM MODULE

M372V320(8)0DT1-C

M372V320(8)0DT1-C Fast Page Mode

32M x 72 DRAM DIMM with ECC Using 16Mx4, 4K & 8K Refresh, 3.3V

GENERAL DESCRIPTION

The Samsung M372V320(8)0DT1-C is a 32Mx72bits Dynamic RAM high density memory module. The Samsung M372V320(8)0DT1-C consists of thirty-six CMOS 16Mx4bits DRAMs in TSOP 400mil packages and two 16 bits driver IC in TSSOP package mounted on a 168-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The M372V320(8)0DT1-C is a Dual In-line Memory Module and is intended for mounting into 168 pin edge connector sockets.

PERFORMANCE RANGE

Speed	t _{TRAC}	t _{CAC}	t _{RC}	t _{PC}
-C50	50ns	18ns	90ns	35ns
-C60	60ns	20ns	110ns	40ns

FEATURES

- Part Identification

Part number	PKG	Ref.	CBR Ref.	ROR Ref.
M372V3200DT1-C	TSOP	4K	4K/64ms	
M372V3280DT1-C	TSOP	8K	4K/64ms	8K/64ms

- Fast Page Mode Operation
- CAS-before-RAS Refresh capability
- RAS-only and Hidden refresh capability
- LVTTTL compatible inputs and outputs
- Single 3.3V±0.3V power supply
- JEDEC standard pinout & Buffered PDpin
- Buffered input except RAS and DQ
- PCB : Height(2100mil), double sided component

PIN CONFIGURATIONS

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back	Pin	Back
1	V _{SS}	29	*CAS ₂	57	DQ22	85	V _{SS}	113	*CAS ₃	141	DQ58		
2	DQ0	30	RAS ₀	58	DQ23	86	DQ36	114	RAS ₁	142	DQ59		
3	DQ1	31	OE ₀	59	V _{CC}	87	DQ37	115	RFU	143	V _{CC}		
4	DQ2	32	V _{SS}	60	DQ24	88	DQ38	116	V _{SS}	144	DQ60		
5	DQ3	33	A ₀	61	RFU	89	DQ39	117	A ₁	145	RFU		
6	V _{CC}	34	A ₂	62	RFU	90	V _{CC}	118	A ₃	146	RFU		
7	DQ4	35	A ₄	63	RFU	91	DQ40	119	A ₅	147	RFU		
8	DQ5	36	A ₆	64	RFU	92	DQ41	120	A ₇	148	RFU		
9	DQ6	37	A ₈	65	DQ25	93	DQ42	121	A ₉	149	DQ61		
10	DQ7	38	A ₁₀	66	DQ26	94	DQ43	122	A ₁₁	150	DQ62		
11	DQ8	39	A ₁₂	67	DQ27	95	DQ44	123	*A ₁₃	151	DQ63		
12	V _{SS}	40	V _{CC}	68	V _{SS}	96	V _{SS}	124	V _{CC}	152	V _{SS}		
13	DQ9	41	RFU	69	DQ28	97	DQ45	125	RFU	153	DQ64		
14	DQ10	42	RFU	70	DQ29	98	DQ46	126	B ₀	154	DQ65		
15	DQ11	43	V _{SS}	71	DQ30	99	DQ47	127	V _{SS}	155	DQ66		
16	DQ12	44	OE ₂	72	DQ31	100	DQ48	128	RFU	156	DQ67		
17	DQ13	45	RAS ₂	73	V _{CC}	101	DQ49	129	RAS ₃	157	V _{CC}		
18	V _{CC}	46	CAS ₄	74	DQ32	102	V _{CC}	130	CAS ₅	158	DQ68		
19	DQ14	47	*CAS ₆	75	DQ33	103	DQ50	131	*CAS ₇	159	DQ69		
20	DQ15	48	W ₂	76	DQ34	104	DQ51	132	PDE	160	DQ70		
21	DQ16	49	V _{CC}	77	DQ35	105	DQ52	133	V _{CC}	161	DQ71		
22	DQ17	50	RSVD	78	V _{SS}	106	DQ53	134	RSVD	162	V _{SS}		
23	V _{SS}	51	RSVD	79	PD1	107	V _{SS}	135	RSVD	163	PD2		
24	RSVD	52	DQ18	80	PD3	108	RSVD	136	DQ54	164	PD4		
25	RSVD	53	DQ19	81	PD5	109	RSVD	137	DQ55	165	PD6		
26	V _{CC}	54	V _{SS}	82	PD7	110	V _{CC}	138	V _{SS}	166	PD8		
27	W ₀	55	DQ20	83	ID0	111	RFU	139	DQ56	167	ID1		
28	CAS ₀	56	DQ21	84	V _{CC}	112	CAS ₁	140	DQ57	168	V _{CC}		

NOTE : A12 is used for only M372V3280DT1-C (8K Ref.)

PD Note : PD & ID Terminals must each be pulled up through a register to V_{CC} at the next higher level assembly. PDs will be either open (NC) or driven to V_{SS} via on-board buffer circuits.

ID Note : IDs will be either open (NC) or connected directly to V_{SS} without a buffer.

PIN NAMES

Pin Names	Function
A ₀ , B ₀ , A ₁ - A ₁₁	Address Input(4K ref)
A ₀ , B ₀ , A ₁ - A ₁₂	Address Input(8K ref)
DQ ₀ - DQ ₇₁	Data In/Out
W ₀ , W ₂	Read/Write Enable
OE ₀ , OE ₂	Output Enable
RAS ₀ - RAS ₃	Row Address Strobe
CAS ₀ , 1,4,5	Column Address Strobe
V _{CC}	Power(+3.3V)
V _{SS}	Ground
NC	No Connection
PDE	Presence Detect Enable
PD ₁ - 8	Presence Detect
ID ₀ - 1	ID bit
RSVD	Reserved Use
RFU	Reserved for Future Use

Pins marked '*' are not used in this module.

PD & ID Table

Pin	50NS	60NS
PD1	1	1
PD2	0	0
PD3	0	0
PD4	0	0
PD5	0	0
PD6	0	1
PD7	0	1
PD8	0	0
ID0	0	0
ID1	0	0


PD : 0 for Vol of Drive IC & 1 for N.C

ID : 0 for V_{SS} & 1 for N.C



DRAM MODULE

M372V320(8)0DT1-C

FUNCTIONAL BLOCK DIAGRAM



NOTE : A12 is used for only M372V3280DT1(8K Ref.)



DRAM MODULE

M372V320(8)0DT1-C

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on any pin relative Vss	V _{IN} , V _{OUT}	-0.5 to +4.6	V
Voltage on Vcc supply relative to Vss	V _{CC}	-0.5 to +4.6	V
Storage Temperature	T _{stg}	-55 to +125	°C
Power Dissipation	P _D	36	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to VSS, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	V

*1 : V_{CC}+1.3V at pulse width≤15ns, which is measured at V_{CC}.

*2 : -1.3V at pulse width≤15ns, which is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Symbol	Speed	M372V3200DT1		M372V3280DT1		Unit
		Min	Max	Min	Max	
I _{CC1}	-50	-	1998	-	1458	mA
	-60	-	1818	-	1278	mA
I _{CC2}	Don't care	-	100	-	100	mA
I _{CC3}	-50	-	1998	-	1458	mA
	-60	-	1818	-	1278	mA
I _{CC4}	-50	-	1098	-	1098	mA
	-60	-	918	-	918	mA
I _{CC5}	Don't care	-	30	-	30	mA
I _{CC6}	-50	-	1998	-	1998	mA
	-60	-	1818	-	1818	mA
I _{I(L)}	Don't care	-10	10	-10	10	uA
I _{O(L)}		-10	10	-10	10	uA
V _{OH}	Don't care	2.4	-	2.4	-	V
V _{OL}		-	0.4	-	0.4	V

I_{CC1}* : Operating Current * (R_{AS}, C_{AS}, Address cycling @trc=min)

I_{CC2} : Standby Current (R_{AS}=C_{AS}=W=V_{IH})

I_{CC3}* : R_{AS} Only Refresh Current * (C_{AS}=V_{IH}, R_{AS} cycling @trc=min)

I_{CC4}* : Fast Page Mode Current * (R_{AS}=V_{IL}, C_{AS} cycling : t_{PC}=min)

I_{CC5} : Standby Current (R_{AS}=C_{AS}=W=V_{CC}-0.2V)

I_{CC6}* : C_{AS}-Before-R_{AS} Refresh Current * (R_{AS} and C_{AS} cycling @trc=min)

I_{I(L)} : Input Leakage Current (Any input 0≤V_{IN}≤V_{CC}+0.3V, all other pins not under test=0 V)

I_{O(L)} : Output Leakage Current(Data Out is disabled, 0V≤V_{OUT}≤V_{CC})

V_{OH} : Output High Voltage Level (I_{OH} = -2mA)

V_{OL} : Output Low Voltage Level (I_{OL} = 2mA)

* **NOTE** : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, address can be changed maximum once while R_{AS}=V_{IL}. In I_{CC4}, address can be changed maximum once within one Fast page mode cycle time, t_{PC}.



DRAM MODULE

M372V320(8)0DT1-C

CAPACITANCE (TA = 25°C, f = 1MHz)

Item	Symbol	Min	Max	Unit
Input capacitance[A0, B0, A1 - A12]	CIN1	-	20	pF
Input capacitance[W0, W2, OE0, OE2]	CIN2	-	20	pF
Input capacitance[RAS0 - RAS3]	CIN3	-	73	pF
Input capacitance[CAS0, 1, 4, 5]	CIN4	-	20	pF
Input/Output capacitance[$\overline{\text{DQ0}}$ - 71]	CDQ	-	24	pF

AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, VCC=3.3V±0.3V. See notes 1,2.)

Test condition : Vih/Vil=2.2/0.7V, Voh/Vol=2.0/0.8V, output loading CL=100pF

Parameter	Symbol	-50		-60		Unit	Note
		Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		ns	
Read-modify-write cycle time	tRWC	133		155		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		18		20	ns	3,4,5,11
Access time from column address	tAA		30		35	ns	3,10,11
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	5		5		ns	3,11
Output buffer turn-off delay	tOFF	5	18	5	20	ns	6,11
Transition time(rise and fall)	tT	1	50	1	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	18		20		ns	11
$\overline{\text{CAS}}$ hold time	tCSH	48		58		ns	11
$\overline{\text{CAS}}$ pulse width	tCAS	13	10K	15	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	18	32	18	40	ns	4,11
$\overline{\text{RAS}}$ to column address delay time	tRAD	13	20	13	25	ns	10,11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	10		10		ns	11
Row address set-up time	tASR	5		5		ns	11
Row address hold time	tRAH	8		8		ns	11
Column address set-up time	tASC	0		0		ns	
Column address hold time	tCAH	10		10		ns	
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		ns	11
Read command set-up time	tRCS	0		0		ns	
Read command hold referencde to $\overline{\text{CAS}}$	tRCH	0		0		ns	8
Read command hold referenced to $\overline{\text{RAS}}$	tRRH	-2		-2		ns	8,11
Write command hold time	tWCH	10		10		ns	
Write command pulse width	tWP	10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	20		20		ns	11
Write command to $\overline{\text{CAS}}$ lead time	tCWL	13		15		ns	
Data in set-up time	tDS	-2		-2		ns	9,11
Data in hold time	tDH	15		15		ns	9,11
Refresh period(4K & 8K)	tREF		64		64	ms	
Write command set-up time	tWCS	0		0		ns	7
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	36		40		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	48		55		ns	7
$\overline{\text{CAS}}$ prechange to $\overline{\text{W}}$ delay time	tCPWD	53		60		ns	7
$\overline{\text{RAS}}$ ro $\overline{\text{W}}$ delay time	tRWD	71		83		ns	7,11

DRAM MODULE

M372V320(8)0DT1-C

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, V_{CC} = 3.3V ± 0.3V. See notes 1,2.)

Parameter	Symbol	-50		-60		Unit	Note
		Min	Max	Min	Max		
CAS setup time(CAS-before-RAS refresh)	tCSR	10		10		ns	11
CAS hold time(CAS-before-RAS refresh)	tCHR	8		8		ns	11
RAS to CAS precharge time	tRPC	3		3		ns	11
Access time from CAS precharge	tCPA		35		40	ns	3,11
Fast page mode cycle time	tPC	35		40		ns	
Fast page mode read-modify-write cycle time	tPRWC	76		85		ns	
CAS precharge time(Fast page cycle)	tCP	10		10		ns	
RAS pulse width(Fast page cycle)	tRASP	50	200K	60	200K	ns	
RAS hold time from CAS precharge	tRHCP	35		40		ns	11
W to RAS precharge time(C-B-R refresh)	tWRP	15		15		ns	11
W to RAS hold time(C-B-R refresh)	tWRH	8		8		ns	11
OE access time	tOEA		18		20	ns	11
OE to data delay	tOED	18		20		ns	11
Output buffer turn off delay time from OE	tOEZ	5	18	5	20	ns	11
OE command hold time	tOEH	13		15		ns	
Present Detect Read Cycle							
PDE to Valid PD bit	tPD		10		10	ns	
PDE to PD bit Inactive	tPDOFF	2	7	2	7	ns	


NOTES

- An initial pause of 200us is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
- Input voltage levels are V_{ih}/V_{il}. V_{ih}(min) and V_{il}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{ih}(min) and V_{il}(max) and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 1 TTL loads and 100pF.
- Operation within the t_{RCd}(max) limit insures that t_{rac}(max) can be met. t_{RCd}(max) is specified as a reference point only. If t_{RCd} is greater than the specified t_{RCd}(max) limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{RCd} ≥ t_{RCd}(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- t_{wcs}, t_{rwD}, t_{cwD}, t_{awD} and t_{cpwD} are not restrictive operating parameter. They are included in the data sheet as electrical characteristics only. If t_{wcs} ≥ t_{wcs}(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t_{rwD} ≥ t_{rwD}(min), t_{cwD} ≥ t_{cwD}(min), t_{awD} ≥ t_{awD}(min) and t_{cpwD} ≥ t_{cpwD}(min). The cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of data out(at access time) is indeterminate.
- Either t_{rch} or t_{rrh} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles.
- Operation within the t_{rad}(max) limit insures that t_{rac}(max) can be met. t_{rad}(max) is specified as reference point only. If t_{rad} is greater than the specified t_{rad}(max) limit, then access time is controlled by t_{AA}.
- The timing skew from the DRAM to the DIMM resulted from the addition of buffers.

DRAM MODULE

M372V320(8)0DT1-C

READ CYCLE




Don't care
Undefined

DRAM MODULE

M372V320(8)0DT1-C

WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




□ Don't care
■ Undefined

DRAM MODULE

M372V320(8)0DT1-C

WRITE CYCLE (\overline{OE} CONTROLLED WRITE)

NOTE : DOUT = OPEN




□ Don't care
■ Undefined

DRAM MODULE

M372V320(8)0DT1-C

READ - MODIFY - WRITE CYCLE




Don't care
 Undefined

DRAM MODULE

M372V320(8)0DT1-C

FAST PAGE READ CYCLE

NOTE : DOUT = OPEN




DRAM MODULE

M372V320(8)0DT1-C

FAST PAGE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




□ Don't care
■ Undefined

DRAM MODULE

M372V320(8)0DT1-C

FAST PAGE READ - MODIFY - WRITE CYCLE



Don't care
Undefined


DRAM MODULE

M372V320(8)0DT1-C

$\overline{\text{RAS}}$ - ONLY REFRESH CYCLE


NOTE : $\overline{\text{W}}$, $\overline{\text{OE}}$, DIN = Don't care

DOUT = OPEN



$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ REFRESH CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care




Don't care
 Undefined

DRAM MODULE

M372V320(8)0DT1-C

HIDDEN REFRESH CYCLE (READ)




□ Don't care
■ Undefined

DRAM MODULE

M372V320(8)0DT1-C

HIDDEN REFRESH CYCLE (WRITE)

NOTE : DOUT = OPEN




□ Don't care
■ Undefined


DRAM MODULE

M372V320(8)0DT1-C


CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE




READ CYCLE



WRITE CYCLE



READ-MODIFY-WRITE



Don't care
 Undefined


NOTE : This timing diagram is applied to all devices besides 16M DRAM 4th & 64M DRAM.

DRAM MODULE

M372V320(8)0DT1-C


$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ SELF REFRESH CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



TEST MODE IN CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care




□ Don't care
 ■ Undefined

DRAM MODULE


M372V320(8)0DT1-C

PACKAGE DIMENSIONS


Units : Inches (millimeters)




(Front view)




(Back view)



Detail A



Detail B



Detail C

Tolerances : ±.005(.13) unless otherwise specified

The used device is 16Mx4 DRAM with Fast Page mode, TSOP II
 DRAM Part No. : M372V3200DT1 - K4F640412D-T.
 M372V3280DT1 - K4F660412D-T.