




**PIN CONFIGURATION DESCRIPTION**

Pin	Name	Input Function
CLK	<i>System clock</i>	Active on the positive going edge to sample all inputs.
$\overline{CS}$	<i>Chip select</i>	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	<i>Clock enable</i>	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command.
A0 ~ A11	<i>Address</i>	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : CA0 ~ CA9
BA0 ~ BA1	<i>Bank select address</i>	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
$\overline{RAS}$	<i>Row address strobe</i>	Latches row addresses on the positive going edge of the CLK with $\overline{RAS}$ low. Enables row access & precharge.
$\overline{CAS}$	<i>Column address strobe</i>	Latches column addresses on the positive going edge of the CLK with $\overline{CAS}$ low. Enables column access.
$\overline{WE}$	<i>Write enable</i>	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQMO ~ 7	<i>Data input/output mask</i>	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking)
DQ0 ~ 63	<i>Data input/output</i>	Data inputs/outputs are multiplexed on the same pins.
Vdd/Vss	<i>Power supply/ground</i>	Power and ground for the input buffers and the core logic.

## FUNCTIONAL BLOCK DIAGRAM



## M466S1723BT2

PC66 SODIMM

### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1.0 ~ 4.6	V
Voltage on V <sub>DD</sub> supply relative to Vss	V <sub>DD</sub> , V <sub>DDQ</sub>	-1.0 ~ 4.6	V
Storage temperature	T <sub>STG</sub>	-55 ~ +150	°C
Power dissipation	P <sub>D</sub>	8	W
Short circuit current	I <sub>OS</sub>	50	mA

**Note :** Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

### DC OPERATING CONDITIONS AND CHARACTERISTICS

Recommended operating conditions (Voltage referenced to V<sub>SS</sub> = 0V, T<sub>A</sub> = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V <sub>DD</sub>	3.0	3.3	3.6	V	
Input high voltage	V <sub>IH</sub>	2.0	3.0	V <sub>DDQ</sub> +0.3	V	1
Input low voltage	V <sub>IL</sub>	-0.3	0	0.8	V	2
Output high voltage	V <sub>OH</sub>	2.4	-	-	V	I <sub>OH</sub> = -2mA
Output low voltage	V <sub>OL</sub>	-	-	0.4	V	I <sub>OL</sub> = 2mA
Input leakage current	I <sub>LI</sub>	-10	-	10	uA	3

**Notes :** 1. V<sub>IH</sub> (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.

2. V<sub>IL</sub> (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.

3. Any input 0V ≤ V<sub>IN</sub> ≤ V<sub>DD</sub>.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

### CAPACITANCE (V<sub>DD</sub> = 3.3V, T<sub>A</sub> = 23°C, f = 1MHz, V<sub>REF</sub> = 1.4V ± 200 mV)

Parameter	Symbol	Min	Max	Unit
Input capacitance (A <sub>0</sub> ~ A <sub>11</sub> , BA <sub>0</sub> ~ BA <sub>1</sub> )	C <sub>IN1</sub>	25	45	pF
Input capacitance (RAS, CAS, WE)	C <sub>IN2</sub>	25	45	pF
Input capacitance (CKE <sub>0</sub> )	C <sub>IN3</sub>	25	45	pF
Input capacitance (CLK <sub>0</sub> ~ CLK <sub>1</sub> )	C <sub>IN4</sub>	15	21	pF
Input capacitance (CS <sub>0</sub> )	C <sub>IN5</sub>	15	25	pF
Input capacitance (DQM <sub>0</sub> ~ DQM <sub>7</sub> )	C <sub>IN6</sub>	8	12	pF
Data input/output capacitance (DQ <sub>0</sub> ~ DQ <sub>63</sub> )	C <sub>OUT</sub>	9	12	pF



REV. 0.0 Aug. 1999

# M466S1723BT2

PC66 SODIMM

## DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)

Parameter	Symbol	Test Condition	Version	Unit	Note
			-10		
Operating current (One bank active)	Icc1	Burst length = 1 t <sub>RC</sub> ≥ t <sub>RC(min)</sub> I <sub>O</sub> = 0 mA	880	mA	1
Precharge standby current in power-down mode	Icc2P	CKE ≤ V <sub>IH(max)</sub> , t <sub>CC</sub> = 10ns	8	mA	
	Icc2PS	CKE & CLK ≤ V <sub>IH(max)</sub> , t <sub>CC</sub> = ∞	8		
Precharge standby current in non power-down mode	Icc2N	CKE ≥ V <sub>IH(min)</sub> , CS ≥ V <sub>IH(min)</sub> , t <sub>CC</sub> = 10ns Input signals are changed one time during 20ns	160	mA	
	Icc2NS	CKE ≥ V <sub>IH(min)</sub> , CLK ≤ V <sub>IH(max)</sub> , t <sub>CC</sub> = ∞ Input signals are stable	56		
Active standby current in power-down mode	Icc3P	CKE ≤ V <sub>IH(max)</sub> , t <sub>CC</sub> = 10ns	40	mA	
	Icc3PS	CKE & CLK ≤ V <sub>IH(max)</sub> , t <sub>CC</sub> = ∞	40		
Active standby current in non power-down mode (One bank active)	Icc3N	CKE ≥ V <sub>IH(min)</sub> , CS ≥ V <sub>IH(min)</sub> , t <sub>CC</sub> = 10ns Input signals are changed one time during 20ns	240	mA	
	Icc3NS	CKE ≥ V <sub>IH(min)</sub> , CLK ≤ V <sub>IH(max)</sub> , t <sub>CC</sub> = ∞ Input signals are stable	160	mA	
Operating current (Burst mode)	Icc4	I <sub>O</sub> = 0 mA Page burst 4Banks activated t <sub>CCD</sub> = 2CLKs	1,000	mA	1
Refresh current	Icc5	t <sub>RC</sub> ≥ t <sub>RC(min)</sub>	1,680	mA	2
Self refresh current	Icc6	CKE ≤ 0.2V	C	12	mA
			L	6.4	mA

Notes : 1. Measured with outputs open.

2. Refresh period is 64ms.


3. Unless otherwise noted, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ)

## M466S1723BT2


## PC66 SODIMM

### AC OPERATING TEST CONDITIONS ( $V_{DD} = 3.3V \pm 0.3V$ , $T_A = 0$ to $70^\circ C$ )

Parameter	Value	Unit
AC input levels ( $V_{ih}/V_{il}$ )	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$t_r/t_f = 1/1$	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

### OPERATING AC PARAMETER (AC operating conditions unless otherwise noted)

Parameter	Symbol	Version	Unit	Note
		-10		
Row active to row active delay	$t_{RRD}(\text{min})$	20	ns	1
RAS to CAS delay	$t_{RCD}(\text{min})$	24	ns	1
Row precharge time	$t_{RP}(\text{min})$	24	ns	1
Row active time	$t_{RAS}(\text{min})$	50	ns	1
Row cycle time	$t_{RAS}(\text{max})$	100	us	
	$t_{RC}(\text{min})$	80	ns	1
Last data in to row precharge	$t_{RDL}(\text{min})$	2	CLK	2,5
Last data in to Active delay	$t_{DAL}(\text{min})$	2 CLK + 20ns	-	5
Last data in to new col. address delay	$t_{CCL}(\text{min})$	1	CLK	2
Last data in to burst stop	$t_{BCL}(\text{min})$	1	CLK	2
Col. address to col. address delay	$t_{CCD}(\text{min})$	1	CLK	3
Number of valid output data	CAS latency=3	2	ea	4
	CAS latency=2	1		

- Notes :**
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
  2. Minimum delay is required to complete write.
  3. All parts allow every cycle column address change.
  4. In case of row precharge interrupt, auto precharge and read burst stop.
  5. For -10,  $t_{RDL}=1\text{CLK}$  and  $t_{DAL}=1\text{CLK}+20\text{ns}$  is also supported .

SAMSUNG recommends  $t_{RDL}=2\text{CLK}$  and  $t_{DAL}=2\text{CLK} + 20\text{ns}$ .

**M466S1723BT2****PC66 SODIMM**

**AC CHARACTERISTICS** (AC operating conditions unless otherwise noted)  
**REFER TO THE INDIVIDUAL COMPONENT, NOT THE WHOLE MODULE.**

Parameter	Symbol	-10		Unit	Note
		Min	Max		
CLK cycle time	tcc	10	1000	ns	1
		13			
CLK to valid output delay	tsAC		7	ns	1,2
			7		
Output data hold time	toH	3		ns	2
		3			
CLK high pulse width	tCH	3.5		ns	3
CLK low pulse width	tCL	3.5		ns	3
Input setup time	tss	2.5		ns	3
Input hold time	tSH	1.5		ns	3
CLK to output in Low-Z	tSLZ	1		ns	2
CLK to output in Hi-Z	tSHZ		7	ns	
			7		

- Notes :**
1. Parameters depend on programmed CAS latency.
  2. If clock rising time is longer than 1ns,  $(tr/2-0.5)$ ns should be added to the parameter.
  3. Assumed input rise and fall time ( $tr & tf$ ) = 1ns.  
 If  $tr & tf$  is longer than 1ns, transient time compensation should be considered,  
 i.e.,  $[(tr + tf)/2-1]$ ns should be added to the parameter.



**REV. 0.0 Aug. 1999**

**M466S1723BT2****PC66 SODIMM****SIMPLIFIED TRUTH TABLE**

Command		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	BA0,1	A10/AP	A11, A9 ~ A0	Note		
Register	Mode register set	H	X	L	L	L	L	X	OP code			1,2		
Refresh	Auto refresh	H	H	L	L	L	H	X	X			3		
	Entry		L									3		
	Self refresh	L	H	L	H	H	H	X	X			3		
	Exit			H	X	X	X					3		
Bank active & row addr.			H	X	L	L	H	H	X	V	Row address			
Read & column address	Auto Precharge disable	H	X	L	H	L	H	X	V	L	Column address (A0 ~ A9)	4		
	Auto precharge enable									H		4,5		
Write & column address	Auto Precharge disable	H	X	L	H	L	L	X	V	L	Column address (A0 ~ A9)	4		
	Auto precharge enable									H		4,5		
Burst stop			H	X	L	H	H	L	X	X			6	
Precharge	Bank selection	H	X	L	L	H	L	X	V	L	X			
	All Banks								X	H				
Clock suspend or active power down		H	L	H	X	X	X	X	X					
				L	V	V	V							
Precharge power down mode		H	L	H	X	X	X	X	X					
				L	H	H	H							
DQM			H	X				V	X			7		
No operation command			H	X	H	X	X	X	X	X				
					L	H	H	H						

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

**Notes :**

- OP Code : Operand code  
A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS)
- MRS can be issued only at all banks precharge state.  
A new command can be issued after 2 clock cycles of MRS.
- Auto refresh functions are as same as CBR refresh of DRAM.  
The automatical precharge without row precharge command is meant by "Auto".  
Auto/self refresh can be issued only at all banks precharge state.
- BA0 ~ BA1 : Bank select addresses.  
If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.  
If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.  
If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.  
If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.  
If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.
- During burst read or write with auto precharge, new read/write command can not be issued.  
Another bank read/write command can be issued after the end of burst.  
New row active of the associated bank can be issued at tRP after the end of burst.
- Burst stop command is valid at every burst length.
- DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)





**REV. 0.0 Aug. 1999**

# M466S1723BT2


# PC66 SODIMM

## PACKAGE DIMENSIONS

Units : Inches (Millimeters)



Detail Z



Detail Y

Tolerances :  $\pm 0.005$ .(13) unless otherwise specified

The used device is 16Mx8 SDRAM, TSOP  
SDRAM Part No. : K4S280832B