

## DDR2 Unbuffered SODIMM

**200pin Unbuffered SODIMM based on 1Gb D-die  
64-bit Non-ECC**

**84FBGA with Lead-Free  
(RoHS compliant)**

**INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.**

1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

\* Samsung Electronics reserves the right to change products or specification without notice.

## Table of Contents

<b>1.0 DDR2 Unbuffered SODIMM Ordering Information .....</b>	<b>4</b>
<b>2.0 Features .....</b>	<b>4</b>
<b>3.0 Address Configuration .....</b>	<b>4</b>
<b>4.0 Pin Configurations (Front side/Back side) .....</b>	<b>5</b>
<b>5.0 Pin Description .....</b>	<b>5</b>
<b>6.0 Input/Output Function Description .....</b>	<b>6</b>
<b>7.0 Functional Block Diagram : .....</b>	<b>7</b>
<b>7.1 1GB, 128Mx64 Module - M470T2864DZ3 .....</b>	<b>7</b>
<b>7.2 512MB, 64Mx64 Module - M470T6464DZ3 .....</b>	<b>8</b>
<b>8.0 Absolute Maximum DC Ratings .....</b>	<b>9</b>
<b>9.0 AC &amp; DC Operating Conditions .....</b>	<b>9</b>
<b>9.1 Recommended DC Operating Conditions (SSTL - 1.8) .....</b>	<b>9</b>
<b>9.2 Operating Temperature Condition .....</b>	<b>10</b>
<b>9.3 Input DC Logic Level .....</b>	<b>10</b>
<b>9.4 Input AC Logic Level .....</b>	<b>10</b>
<b>9.5 AC Input Test Conditions .....</b>	<b>10</b>
<b>10.0 IDD Specification Parameters Definition .....</b>	<b>11</b>
<b>11.0 Operating Current Table .....</b>	<b>12</b>
<b>11.1 M470T2864DZ3 : 128Mx64 1GB Module .....</b>	<b>12</b>
<b>11.2 M470T6464DZ3: 64Mx64 512MB Module .....</b>	<b>12</b>
<b>12.0 Input/Output Capacitance .....</b>	<b>13</b>
<b>13.0 Electrical Characteristics &amp; AC Timing for DDR2-800/667/533/400 .....</b>	<b>13</b>
<b>13.1 Refresh Parameters by Device Density .....</b>	<b>13</b>
<b>13.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin .....</b>	<b>13</b>
<b>13.3 Timing parameters by speed grade (DDR2-800 and DDR2-667) .....</b>	<b>14</b>
<b>13.4 Timing parameters by speed grade (DDR2-533 and DDR2-400) .....</b>	<b>16</b>
<b>14.0 Physical Dimensions : .....</b>	<b>18</b>
<b>14.1 64Mbx16 based 128Mx64 Module(2 Ranks) .....</b>	<b>18</b>
<b>14.2 64Mbx16 based 64Mx64 Module(1 Rank) .....</b>	<b>19</b>

## SODIMM

### Revision History

Revision	Month	Year	History
1.0	March	2007	- Initial Release
1.1	April	2007	- Corrected Typo
1.2	July	2008	- Applied JEDEC update(JESD79-2E) on AC timing table

**SODIMM****1.0 DDR2 Unbuffered SODIMM Ordering Information**

Part Number	Density	Organization	Component Composition	Number of Rank	Height
M470T2864DZ3-C(L)E7/F7/E6/D5/CC	1GB	128Mx64	128Mx16 (K4T1G164QD-C(L)E7/F7/E6/D5/CC) *8	2	30mm
M470T6464DZ3-C(L)E7/F7/E6/D5/CC	512MB	64Mx64	128Mx16 (K4T1G164QD-C(L)E7/F7/E6/D5/CC) *4	1	30mm

Note :

1. "Z" of Part number(11th digit) stands for Lead-Free products.
2. "3" of Part number(12th digit) stands for Dummy Pad PCB products.

**2.0 Features**

- Performance range

	E7 (DDR2-800)	F7 (DDR2-800)	E6 (DDR2-667)	D5 (DDR2-533)	CC (DDR2-400)	Unit
Speed@CL3	400	-	400	400	400	Mbps
Speed@CL4	533	533	533	533	400	Mbps
Speed@CL5	800	667	667	533	-	Mbps
Speed@CL6	-	800	-	-	-	Mbps
CL-tRCD-tRP	5-5-5	6-6-6	5-5-5	4-4-4	3-3-3	CK

- JEDEC standard  $V_{DD} = 1.8V \pm 0.1V$  Power Supply
- $V_{DDQ} = 1.8V \pm 0.1V$
- 200 MHz  $f_{CK}$  for 400Mb/sec/pin, 267MHz  $f_{CK}$  for 533Mb/sec/pin, 333MHz  $f_{CK}$  for 667Mb/sec/pin, 400MHz  $f_{CK}$  for 800Mb/sec/pin
- 8 Banks
- Posted CAS
- Programmable CAS Latency: 3, 4, 5, 6
- Programmable Additive Latency: 0, 1 , 2 , 3, 4, 5
- Write Latency(WL) = Read Latency(RL) -1
- Burst Length: 4 , 8(Interleave/Nibble sequential)
- Programmable Sequential / Interleave Burst Mode
- Bi-directional Differential Data-Strobe (Single-ended data-strobe is an optional feature)
- Off-Chip Driver(OCD) Impedance Adjustment
- On Die Termination with selectable values(50/75/150 ohms or disable)
- Average Refresh Period 7.8us at lower than a  $T_{CASE} < 85^{\circ}\text{C}$ , 3.9us at  $85^{\circ}\text{C} < T_{CASE} \leq 95^{\circ}\text{C}$ 
  - Support High Temperature Self-Refresh rate enable feature
- Package: 84ball FBGA - 64Mx16
- All of base components are Lead-Free and RoHS compliant

Note : For detailed DDR2 SDRAM operation, please refer to Samsung's Device operation &amp; Timing diagram.

**3.0 Address Configuration**

Organization	Row Address	Column Address	Bank Address	Auto Precharge
64Mx16(1Gb) based Module	A0-A12	A0-A9	BA0-BA2	A10



ELECTRONICS

## SODIMM

### 4.0 Pin Configurations (Front side/Back side)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	V <sub>REF</sub>	2	V <sub>SS</sub>	51	DQS2	52	DM2	101	A1	102	A0	151	DQ42	152	DQ46
3	V <sub>SS</sub>	4	DQ4	53	V <sub>SS</sub>	54	V <sub>SS</sub>	103	V <sub>DD</sub>	104	V <sub>DD</sub>	153	DQ43	154	DQ47
5	DQ0	6	DQ5	55	DQ18	56	DQ22	105	A10/AP	106	BA1	155	V <sub>SS</sub>	156	V <sub>SS</sub>
7	DQ1	8	V <sub>SS</sub>	57	DQ19	58	DQ23	107	BA0	108	RAS	157	DQ48	158	DQ52
9	V <sub>SS</sub>	10	DM0	59	V <sub>SS</sub>	60	V <sub>SS</sub>	109	WE	110	̄S0	159	DQ49	160	DQ53
11	DQS0	12	V <sub>SS</sub>	61	DQ24	62	DQ28	111	V <sub>DD</sub>	112	V <sub>DD</sub>	161	V <sub>SS</sub>	162	V <sub>SS</sub>
13	DQS0	14	DQ6	63	DQ25	64	DQ29	113	CAS	114	ODT0	163	NC, TEST	164	CK1
15	V <sub>SS</sub>	16	DQ7	65	V <sub>SS</sub>	66	V <sub>SS</sub>	115	NC/̄S1	116	A13	165	V <sub>SS</sub>	166	̄CK1
17	DQ2	18	V <sub>SS</sub>	67	DM3	68	DQS3	117	V <sub>DD</sub>	118	V <sub>DD</sub>	167	DQS6	168	V <sub>SS</sub>
19	DQ3	20	DQ12	69	NC	70	DQS3	119	NC/ODT1	120	NC	169	DQS6	170	DM6
21	V <sub>SS</sub>	22	DQ13	71	V <sub>SS</sub>	72	V <sub>SS</sub>	121	V <sub>SS</sub>	122	V <sub>SS</sub>	171	V <sub>SS</sub>	172	V <sub>SS</sub>
23	DQ8	24	V <sub>SS</sub>	73	DQ26	74	DQ30	123	DQ32	124	DQ36	173	DQ50	174	DQ54
25	DQ9	26	DM1	75	DQ27	76	DQ31	125	DQ33	126	DQ37	175	DQ51	176	DQ55
27	V <sub>SS</sub>	28	V <sub>SS</sub>	77	V <sub>SS</sub>	78	V <sub>SS</sub>	127	V <sub>SS</sub>	128	V <sub>SS</sub>	177	V <sub>SS</sub>	178	V <sub>SS</sub>
29	DQS1	30	CK0	79	CKE0	80	NC/CKE1	129	̄DQS4	130	DM4	179	DQ56	180	DQ60
31	DQS1	32	CK0	81	V <sub>DD</sub>	82	V <sub>DD</sub>	131	DQS4	132	V <sub>SS</sub>	181	DQ57	182	DQ61
33	V <sub>SS</sub>	34	V <sub>SS</sub>	83	NC	84	NC	133	V <sub>SS</sub>	134	DQ38	183	V <sub>SS</sub>	184	V <sub>SS</sub>
35	DQ10	36	DQ14	85	BA2	86	NC	135	DQ34	136	DQ39	185	DM7	186	̄DQS7
37	DQ11	38	DQ15	87	V <sub>DD</sub>	88	V <sub>DD</sub>	137	DQ35	138	V <sub>SS</sub>	187	V <sub>SS</sub>	188	̄DQS7
39	V <sub>SS</sub>	40	V <sub>SS</sub>	89	A12	90	A11	139	V <sub>SS</sub>	140	DQ44	189	DQ58	190	V <sub>SS</sub>
41	V <sub>SS</sub>	42	V <sub>SS</sub>	91	A9	92	A7	141	DQ40	142	DQ45	191	DQ59	192	DQ62
43	DQ16	44	DQ20	93	A8	94	A6	143	DQ41	144	V <sub>SS</sub>	193	V <sub>SS</sub>	194	DQ63
45	DQ17	46	DQ21	95	V <sub>DD</sub>	96	V <sub>DD</sub>	145	V <sub>SS</sub>	146	̄DQS5	195	SDA	196	V <sub>SS</sub>
47	V <sub>SS</sub>	48	V <sub>SS</sub>	97	A5	98	A4	147	DM5	148	DQS5	197	SCL	198	SA0
49	DQS2	50	NC	99	A3	100	A2	149	V <sub>SS</sub>	150	V <sub>SS</sub>	199	V <sub>DDSPD</sub>	200	SA1

Note : NC = No Connect; NC, TEST(pin 163)is for bus analysis tool and is not connected on normal memory modules.

### 5.0 Pin Description

Pin Name	Description	Pin Name	Description
CK0,CK1	Clock Inputs, positive line	SDA	SPD Data Input/Output
CK0,CK1	Clock Inputs, negative line	SA1,SA0	SPD address
CKE0,CKE1	Clock Enables	DQ0~DQ63	Data Input/Output
RAS	Row Address Strobe	DM0~DM7	Data Masks
CAS	Column Address Strobe	DQS0~DQS7	Data strobes
WE	Write Enable	DQS0~DQS7	Data strobes complement
̄S0,̄S1	Chip Selects	TEST	Logic Analyzer specific test pin (No connect on So-DIMM)
A0~A9, A11~A13	Address Inputs	V <sub>DD</sub>	Core and I/O Power
A10/AP	Address Input/Autoprecharge	V <sub>SS</sub>	Ground
BA0~BA2	SDRAM Bank Address	V <sub>REF</sub>	Input/Output Reference
ODT0,ODT1	On-die termination control	V <sub>DDSPD</sub>	SPD Power
SCL	Serial Presence Detect(SPD) Clock Input	NC	Spare pins, No connect
CK0,CK1	Clock Inputs, positive line	SDA	SPD Data Input/Output

\*The V<sub>DD</sub> and V<sub>DDQ</sub> pins are tied to the single power-plane on PCB.

## SODIMM

### 6.0 Input/Output Function Description





Symbol	Type	Description
<u>CK0</u> - <u>CK1</u> <u>CK0</u> - <u>CK1</u>	Input	The system clock inputs. All address and command lines are sampled on the cross point of the rising edge of CK and falling edge of <u>CK</u> . A Delay Locked Loop (DLL) circuit is driven from the clock input and output timing for read operations is synchronized to the input clock.
<u>CKE0</u> - <u>CKE1</u>	Input	Activates the DDR2 SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode or the Self Refresh mode.
<u>S0</u> - <u>S1</u>	Input	Enables the associated DDR2 SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. Rank 0 is selected by <u>S0</u> , Rank 1 is selected by <u>S1</u> . Ranks are also called "Physical banks".
<u>RAS</u> , <u>CAS</u> , <u>WE</u>	Input	When sampled at the cross point of the rising edge of CK and falling edge of <u>CK</u> , <u>CAS</u> , <u>RAS</u> , and <u>WE</u> define the operation to be executed by the SDRAM.
<u>BA0</u> ~ <u>BA2</u>	Input	Selects which DDR2 SDRAM internal bank is activated.
<u>ODT0</u> ~ <u>ODT1</u>	Input	Asserts on-die termination for DQ, DM, DQS, and <u>DQS</u> signals if enabled via the DDR2 SDRAM Extended Mode Register Set (EMRS).
<u>A0</u> ~ <u>A9</u> , <u>A10/AP</u> , <u>A11</u> ~ <u>A13</u>	Input	During a Bank Activate command cycle, defines the row address when sampled at the cross point of the rising edge of CK and falling edge of <u>CK</u> . During a Read or Write command cycle, defines the column address when sampled at the cross point of the rising edge of CK and falling edge of <u>CK</u> . In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high, autoprecharge is selected and BA0-BAn defines the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0-BAn to control which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the state of BA0-BAn inputs. If AP is low, then BA0-BAn are used to define which bank to precharge.
<u>DQ0</u> ~ <u>DQ63</u>	In/Out	Data Input/Output pins.
<u>DM0</u> ~ <u>DM7</u>	Input	The data write masks, associated with one data byte. In Write mode, DM operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. In Read mode, DM lines have no effect.
<u>DQS0</u> ~ <u>DQS7</u> <u>DQS0</u> ~ <u>DQS7</u>	In/Out	The data strobes, associated with one data byte, sourced with data transfers. In Write mode, the data strobe is sourced by the controller and is centered in the data window. In Read mode, the data strobe is sourced by the DDR2 SDRAMs and is sent at the leading edge of the data window. <u>DQS</u> signals are complements, and timing is relative to the crosspoint of respective DQS and <u>DQS</u> . If the module is to be operated in single ended strobe mode, all <u>DQS</u> signals must be tied on the system board to <u>V<sub>SS</sub></u> and DDR2 SDRAM mode registers programmed appropriately.
<u>V<sub>DD</sub></u> , <u>V<sub>DDSPD</sub></u> , <u>V<sub>SS</sub></u>	Supply	Power supplies for core, I/O, Serial Presence Detect, and ground for the module.
<u>SDA</u>	In/Out	This is a bidirectional pin used to transfer data into or out of the SPD EEPROM. A resistor must be connected to <u>V<sub>DD</sub></u> to act as a pull up.
<u>SCL</u>	Input	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from SCL to <u>V<sub>DD</sub></u> to act as a pull up.
<u>SA0</u> ~ <u>SA1</u>	Input	Address pins used to select the Serial Presence Detect base address.
<u>TEST</u>	In/Out	The TEST pin is reserved for bus analysis tools and is not connected on normal memory modules(SODIMMs).

## SODIMM

### 7.0 Functional Block Diagram :

#### 7.1 1GB, 128Mx64 Module - M470T2864DZ3

(Populated as 2 rank of x16 DDR2 SDRAMs)



* Clock Wiring	
Clock Input	DDR2 SDRAMs
*CK0/CK0	4 DDR2 SDRAMs
*CK1/CK1	4 DDR2 SDRAMs

\* Wire per Clock Loading  
Table/Wiring Diagrams




#### Note :

1. DQ, DM, DQS/DQS resistors : 22 Ohms ± 5%.
2. BAx, Ax, RAS, CAS, WE resistors : 3.0 Ohms ± 5%.

## SODIMM


### 7.2 512MB, 64Mx64 Module - M470T6464DZ3

(Populated as 1 rank of x16 DDR2 SDRAMs)



* Clock Wiring	
Clock Input	DDR2 SDRAMs
*CK0/CK0	2 DDR2 SDRAMs
*CK1/CK1	2 DDR2 SDRAMs

\* Wire per Clock Loading  
Table/Wiring Diagrams



Note :

- DQ, DM, DQS/DQS resistors : 22 Ohms  $\pm 5\%$ .
- BAx, Ax, RAS, CAS, WE resistors : 3.0 Ohms  $\pm 5\%$ .

**SODIMM****8.0 Absolute Maximum DC Ratings**

Symbol	Parameter	Rating	Units	Notes
V <sub>DD</sub>	Voltage on V <sub>DD</sub> pin relative to V <sub>SS</sub>	- 1.0 V ~ 2.3 V	V	1
V <sub>DDQ</sub>	Voltage on V <sub>DDQ</sub> pin relative to V <sub>SS</sub>	- 0.5 V ~ 2.3 V	V	1
V <sub>DDL</sub>	Voltage on V <sub>DDL</sub> pin relative to V <sub>SS</sub>	- 0.5 V ~ 2.3 V	V	1
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to V <sub>SS</sub>	- 0.5 V ~ 2.3 V	V	1
T <sub>STG</sub>	Storage Temperature	-55 to +100	°C	1, 2

Note :

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

**9.0 AC & DC Operating Conditions****9.1 Recommended DC Operating Conditions (SSTL - 1.8)**

Symbol	Parameter	Rating			Units	Notes
		Min.	Typ.	Max.		
V <sub>DD</sub>	Supply Voltage	1.7	1.8	1.9	V	
V <sub>DDL</sub>	Supply Voltage for DLL	1.7	1.8	1.9	V	4
V <sub>DDQ</sub>	Supply Voltage for Output	1.7	1.8	1.9	V	4
V <sub>REF</sub>	Input Reference Voltage	0.49*V <sub>DDQ</sub>	0.50*V <sub>DDQ</sub>	0.51*V <sub>DDQ</sub>	mV	1,2
V <sub>TT</sub>	Termination Voltage	V <sub>REF</sub> -0.04	V <sub>REF</sub>	V <sub>REF</sub> +0.04	V	3

Symbol	Parameter	Rating		Units	Notes
		Min.	Max.		
V <sub>DDSPD</sub>	Core Supply Voltage	1.7	3.6	V	5

Note : There is no specific device V<sub>DD</sub> supply voltage requirement for SSTL-1.8 compliance. However under all conditions V<sub>DDQ</sub> must be less than or equal to V<sub>DD</sub>.

1. The value of V<sub>REF</sub> may be selected by the user to provide optimum noise margin in the system. Typically the value of V<sub>REF</sub> is expected to be about 0.5 x V<sub>DDQ</sub> of the transmitting device and V<sub>REF</sub> is expected to track variations in V<sub>DDQ</sub>.
2. Peak to peak AC noise on V<sub>REF</sub> may not exceed +/-2% V<sub>REF</sub>(DC).
3. V<sub>TT</sub> of transmitting device must track V<sub>REF</sub> of receiving device.
4. AC parameters are measured with V<sub>DD</sub>, V<sub>DDQ</sub> and V<sub>DDL</sub> tied together.
5. SO-DIMMs that include an optional temperature sensor may require a restricted V<sub>DDSPD</sub> operating voltage range for proper operation of the temperature sensor. Refer to the thermal sensor specification for details regarding the supported voltage range. All other functions of the SO-DIMM SPD are supported across the full V<sub>DDSPD</sub> range.

## SODIMM

### 9.2 Operating Temperature Condition

Symbol	Parameter	Rating	Units	Notes
T <sub>OPER</sub>	Operating Temperature	0 to 95	°C	1, 2

Note :

1. Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDEC51.2 standard.
2. At 85 - 95 °C operation temperature range, doubling refresh commands in frequency to a 32ms period ( tREFI=3.9 us ) is required, and to enter to self refresh mode at this temperature range, an EMRS command is required to change internal refresh rate.

### 9.3 Input DC Logic Level

Symbol	Parameter	Min.	Max.	Units	Notes
V <sub>IH(DC)</sub>	DC input logic high	V <sub>REF</sub> + 0.125	V <sub>DDQ</sub> + 0.3	V	
V <sub>IL(DC)</sub>	DC input logic low	- 0.3	V <sub>REF</sub> - 0.125	V	

### 9.4 Input AC Logic Level


Symbol	Parameter	DDR2-400, DDR2-533		DDR2-667, DDR2-800		Units
		Min.	Max.	Min.	Max.	
V <sub>IH(AC)</sub>	AC input logic high	V <sub>REF</sub> + 0.250	-	V <sub>REF</sub> + 0.200		V
V <sub>IL(AC)</sub>	AC input logic low	-	V <sub>REF</sub> - 0.250		V <sub>REF</sub> - 0.200	V

### 9.5 AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
V <sub>REF</sub>	Input reference voltage	0.5 * V <sub>DDQ</sub>	V	1
V <sub>SWING(MAX)</sub>	Input signal maximum peak to peak swing	1.0	V	1
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3

Note:

1. Input waveform timing is referenced to the input signal crossing through the V<sub>IH/IL(AC)</sub> level applied to the device under test.
2. The input signal minimum slew rate is to be maintained over the range from V<sub>REF</sub> to V<sub>IH(AC)</sub> min for rising edges and the range from V<sub>REF</sub> to V<sub>IL(AC)</sub> max for falling edges as shown in the below figure.
3. AC timings are referenced with input waveforms switching from V<sub>IL(AC)</sub> to V<sub>IH(AC)</sub> on the positive transitions and V<sub>IH(AC)</sub> to V<sub>IL(AC)</sub> on the negative transitions.



**SODIMM****10.0 IDD Specification Parameters Definition**

(IDD values are for full operating range of Voltage and Temperature)

Symbol	Proposed Conditions	Units	Note
IDD0	<b>Operating one bank active-precharge current;</b> tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD); CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD1	<b>Operating one bank active-read-precharge current;</b> IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRC = tRC (IDD), tRAS = tRASmin(IDD), tRCD = tRCD(IDD); CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W	mA	
IDD2P	<b>Precharge power-down current;</b> All banks idle; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	mA	
IDD2Q	<b>Precharge quiet standby current;</b> All banks idle; tCK = tCK(IDD); CKE is HIGH, $\overline{CS}$ is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	mA	
IDD2N	<b>Precharge standby current;</b> All banks idle; tCK = tCK(IDD); CKE is HIGH, $\overline{CS}$ is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD3P	<b>Active power-down current;</b> All banks open; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	Fast PDN Exit MRS(12) = 0mA	mA
		Slow PDN Exit MRS(12) = 1mA	mA
IDD3N	<b>Active standby current;</b> All banks open; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD4W	<b>Operating burst write current;</b> All banks open, Continuous burst writes; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD4R	<b>Operating burst read current;</b> All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W	mA	
IDD5B	<b>Burst auto refresh current;</b> tCK = tCK(IDD); Refresh command at every tRFC(IDD) interval; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD6	<b>Self refresh current;</b> CK and $\overline{CK}$ at 0V; CKE $\leq$ 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	Normal	mA
		Low Power	mA
IDD7	<b>Operating bank interleave read current;</b> All bank interleaving reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = tRCD(IDD)-1*tCK(IDD); tCK = tCK(IDD), tRC = tRC(IDD), tRRD = tRRD(IDD), tFAW = tFAW(IDD), tRCD = 1*tCK(IDD); CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data pattern is same as IDD4R; Refer to the following page for detailed timing conditions	mA	

## SODIMM

### 11.0 Operating Current Table :

#### 11.1 M470T2864DZ3 : 128Mx64 1GB Module

(TA=0°C, V<sub>DD</sub>= 1.9V)

Symbol	800@CL=5		800@CL=6		667@CL=5		533@CL=4		400@CL=3		Units	Notes
	CE7	LE7	CF7	LF7	CE6	LE6	CD5	LD5	CCC	LCC		
IDD0	660		600		560		540		520		mA	
IDD1	700		640		600		580		560		mA	
IDD2P	120	64	120	64	120	64	120	64	120	64	mA	
IDD2Q	320		320		320		320		280		mA	
IDD2N	400		400		360		360		320		mA	
IDD3P-F	320		320		320		280		280		mA	
IDD3P-S	144		144		144		144		144		mA	
IDD3N	520		460		420		420		380		mA	
IDD4W	960		900		780		700		640		mA	
IDD4R	1,040		980		880		780		700		mA	
IDD5	880		820		780		780		740		mA	
IDD6	120	48	120	48	120	48	120	48	120	48	mA	
IDD7	1,320		1,320		1,200		1,160		1,140		mA	

\* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

#### 11.2 M470T6464DZ3: 64Mx64 512MB Module

(TA=0°C, V<sub>DD</sub>= 1.9V)

Symbol	800@CL=5		800@CL=6		667@CL=5		533@CL=4		400@CL=3		Units	Notes
	CE7	LE7	CF7	LF7	CE6	LE6	CD5	LD5	CCC	LCC		
IDD0	400		400		380		360		360		mA	
IDD1	440		440		420		400		400		mA	
IDD2P	60	32	60	32	60	32	60	32	60	32	mA	
IDD2Q	160		160		160		160		140		mA	
IDD2N	200		200		180		180		160		mA	
IDD3P-F	160		160		160		140		140		mA	
IDD3P-S	72		72		72		72		72		mA	
IDD3N	260		260		240		240		220		mA	
IDD4W	700		700		600		520		480		mA	
IDD4R	780		780		700		600		540		mA	
IDD5	620		620		600		600		580		mA	
IDD6	60	24	60	24	60	24	60	24	60	24	mA	
IDD7	1,120		1,120		1,020		980		980		mA	

\* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

## SODIMM

### 12.0 Input/Output Capacitance

( $V_{DD}=1.8V$ ,  $V_{DDQ}=1.8V$ ,  $TA=25^{\circ}C$ )

Parameter	Symbol	Min	Max	Min	Max	Units
		M470T2864DZ3		M470T6464DZ3		
Input capacitance, CK and $\overline{CK}$	CCK	-	32	-	24	pF
Input capacitance, CKE, $\overline{CS}$ , Addr, RAS, CAS, WE	CI	-	34	-	34	
Input/output capacitance, DQ, DM, DQS, $\overline{DQS}$	CIO(400/533)	-	10	-	6	
	CIO(667/800)	-	9	-	5.5	

\* DM is internally loaded to match DQ and DQS identically.

### 13.0 Electrical Characteristics & AC Timing for DDR2-800/667/533/400

( $0^{\circ}C \leq T_{OPER} \leq 95^{\circ}C$ ;  $V_{DDQ} = 1.8V \pm 0.1V$ ;  $V_{DD} = 1.8V \pm 0.1V$ )

#### 13.1 Refresh Parameters by Device Density

Parameter	Symbol	256Mb	512Mb	1Gb	2Gb	4Gb	Units
Refresh to active/Refresh command time	tRFC	75	105	127.5	195	327.5	ns
Average periodic refresh interval	tREFI	$0^{\circ}C \leq T_{CASE} \leq 85^{\circ}C$	7.8	7.8	7.8	7.8	$\mu s$
		$85^{\circ}C < T_{CASE} \leq 95^{\circ}C$	3.9	3.9	3.9	3.9	$\mu s$

#### 13.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin

Speed	DDR2-800(E7)		DDR2-800(F7)		DDR2-667(E6)		DDR2-533(D5)		DDR2-400(CC)		Units	
Bin(CL - tRCD - tRP)	5 - 5 - 5		6 - 6 - 6		5 - 5 - 5		4 - 4 - 4		3 - 3 - 3			
Parameter	min	max										
tCK, CL=3	5	8	-	-	5	8	5	8	5	8	ns	
tCK, CL=4	3.75	8	3.75	8	3.75	8	3.75	8	5	8	ns	
tCK, CL=5	2.5	8	3	8	3	8	3.75	8	-	-	ns	
tCK, CL=6	-	-	2.5	8	-	-	-	-	-	-	ns	
tRCD	12.5	-	15	-	15	-	15	-	15	-	ns	
tRP	12.5	-	15	-	15	-	15	-	15	-	ns	
tRC	57.5	-	60	-	60	-	60	-	55	-	ns	
tRAS	45	70000	45	70000	45	70000	45	70000	40	70000	ns	

**13.3 Timing parameters by speed grade (DDR2-800 and DDR2-667)**

(Refer to notes for informations related to this table at the component datasheet)

Parameter	Symbol	DDR2-800		DDR2-667		Units	Notes
		min	max	min	max		
DQ output access time from CK/CK	tAC	-400	400	-450	450	ps	40
DQS output access time from CK/CK	tDQSCK	-350	350	-400	400	ps	40
Average clock HIGH pulse width	tCH(avg)	0.48	0.52	0.48	0.52	tCK(avg)	35,36
Average clock LOW pulse width	tCL(avg)	0.48	0.52	0.48	0.52	tCK(avg)	35,36
CK half pulse period	tHP	Min(tCL(abs), tCH(abs))	x	Min(tCL(abs), tCH(abs))	x	ps	37
Average clock period	tCK(avg)	2500	8000	3000	8000	ps	35,36
DQ and DM input hold time	tDH(base)	125	x	175	x	ps	6,7,8,21,28,31
DQ and DM input setup time	tDS(base)	50	x	100	x	ps	6,7,8,20,28,31
Control & Address input pulse width for each input	tIPW	0.6	x	0.6	x	tCK(avg)	
DQ and DM input pulse width for each input	tDIPW	0.35	x	0.35	x	tCK(avg)	
Data-out high-impedance time from CK/CK	tHZ	x	tAC(max)	x	tAC(max)	ps	18,40
DQS/DQS low-impedance time from CK/CK	tLZ(DQS)	tAC(min)	tAC(max)	tAC(min)	tAC(max)	ps	18,40
DQ low-impedance time from CK/CK	tLZ(DQ)	2*tAC(min)	tAC(max)	2*tAC(min)	tAC(max)	ps	18,40
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	x	200	x	240	ps	13
DQ hold skew factor	tQHS	x	300	x	340	ps	38
DQ/DQS output hold time from DQS	tQH	tHP - tQHS	x	tHP - tQHS	x	ps	39
DQS latching rising transitions to associated clock edges	tDQSS	-0.25	0.25	-0.25	0.25	tCK(avg)	30
DQS input HIGH pulse width	tDQSH	0.35	x	0.35	x	tCK(avg)	
DQS input LOW pulse width	tDQSL	0.35	x	0.35	x	tCK(avg)	
DQS falling edge to CK setup time	tDSS	0.2	x	0.2	x	tCK(avg)	30
DQS falling edge hold time from CK	tDSH	0.2	x	0.2	x	tCK(avg)	30
Mode register set command cycle time	tMRD	2	x	2	x	nCK	
MRS command to ODT update delay	tMOD	0	12	0	12	ns	32
Write postamble	tWPST	0.4	0.6	0.4	0.6	tCK(avg)	10
Write preamble	tWPRE	0.35	x	0.35	x	tCK(avg)	
Address and control input hold time	tIH(base)	250	x	275	x	ps	5,7,9,23,29
Address and control input setup time	tIS(base)	175	x	200	x	ps	5,7,9,22,29
Read preamble	tRPRE	0.9	1.1	0.9	1.1	tCK(avg)	19,41
Read postamble	tRPST	0.4	0.6	0.4	0.6	tCK(avg)	19,42
Activate to activate command period for 1KB page size products	tRRD	7.5	x	7.5	x	ns	4,32
Activate to activate command period for 2KB page size products	tRRD	10	x	10	x	ns	4,32

Parameter	Symbol	DDR2-800		DDR2-667		Units	Notes
		min	max	min	max		
Four Activate Window for 1KB page size products	tFAW	35	x	37.5	x	ns	32
Four Activate Window for 2KB page size products	tFAW	45	x	50	x	ns	32
CAS to CAS command delay	tCCD	2	x	2	x	nCK	
Write recovery time	tWR	15	x	15	x	ns	32
Auto precharge write recovery + precharge time	tDAL	WR + tnRP	x	WR + tnRP	x	nCK	33
Internal write to read command delay	tWTR	7.5	x	7.5	x	ns	24,32
Internal read to precharge command delay	tRTP	7.5	x	7.5	x	ns	3,32
Exit self refresh to a non-read command	tXSNR	tRFC + 10	x	tRFC + 10	x	ns	32
Exit self refresh to a read command	tXSRD	200	x	200	x	nCK	
Exit precharge power down to any command	tXP	2	x	2	x	nCK	
Exit active power down to read command	tXARD	2	x	2	x	nCK	1
Exit active power down to read command (slow exit, lower power)	tXARDS	8 - AL	x	7 - AL	x	nCK	1,2
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	3	x	3	x	nCK	27
ODT turn-on delay	tAOND	2	2	2	2	nCK	16
ODT turn-on	tAON	tAC(min)	tAC(max)+0.7	tAC(min)	tAC(max)+0.7	ns	6,16,40
ODT turn-on (Power-Down mode)	tAONPD	tAC(min)+2	$2*tCK(\text{avg})+tAC(\text{max})+1$	tAC(min)+2	$2*tCK(\text{avg})+tAC(\text{max})+1$	ns	
ODT turn-off delay	tAOFD	2.5	2.5	2.5	2.5	nCK	17,45
ODT turn-off	tAOF	tAC(min)	tAC(max)+0.6	tAC(min)	tAC(max)+0.6	ns	17,43,45
ODT turn-off (Power-Down mode)	tAOFPD	tAC(min)+2	$2.5*tCK(\text{avg})+tAC(\text{max})+1$	tAC(min)+2	$2.5*tCK(\text{avg})+tAC(\text{max})+1$	ns	
ODT to power down entry latency	tANPD	3	x	3	x	nCK	
ODT power down exit latency	tAXPD	8	x	8	x	nCK	
OCD drive mode output delay	tOIT	0	12	0	12	ns	32
Minimum time clocks remains ON after CKE asynchronously drops LOW	tDelay	tIS+tCK(avg) +tIH	x	tIS+tCK(avg) +tIH	x	ns	15

**13.4 Timing parameters by speed grade (DDR2-533 and DDR2-400)**

(Refer to notes for informations related to this table at the component datasheet)

Parameter	Symbol	DDR2-533		DDR2-400		Units	Notes
		min	max	min	max		
DQ output access time from CK/CK	tAC	-500	500	-600	600	ps	
DQS output access time from CK/CK	tDQSCK	-450	450	-500	500	ps	
CK HIGH pulse width	tCH	0.45	0.55	0.45	0.55	tCK	
CK LOW pulse width	tCL	0.45	0.55	0.45	0.55	tCK	
CK half pulse period	tHP	Min(tCL, tCH)	x	Min(tCL, tCH)	x	ps	11,12
Clock cycle time, CL=x	tCK	3750	8000	5000	8000	ps	15
DQ and DM input hold time (differential strobe)	tDH(base)	225	x	275	x	ps	6,7,8,21,28
DQ and DM input setup time (differential strobe)	tDS(base)	100	x	150	x	ps	6,7,8,20,28
DQ and DM input hold time (single-ended strobe)	tDH1(base)	-25	x	25	x	ps	6,7,8,26
DQ and DM input setup time (single-ended strobe)	tDS1(base)	-25	x	25	x	ps	6,7,8,25
Control & Address input pulse width for each input	tIPW	0.6	x	0.6	x	tCK	
DQ and DM input pulse width for each input	tDIPW	0.35	x	0.35	x	tCK	
Data-out high-impedance time from CK/CK	tHZ	x	tAC(max)	x14	tAC(max)	ps	18
DQS/(DQS) low-impedance time from CK/CK	tLZ(DQS)	tAC(min)	tAC(max)	tAC(min)	tAC(max)	ps	18
DQ low-impedance time from CK/CK	tLZ(DQ)	2*tAC(min)	tAC(max)	2*tAC(min)	tAC(max)	ps	18
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	x	300	x	350	ps	13
DQ hold skew factor	tQHS	x	400	x	450	ps	12
DQ/DQS output hold time from DQS	tQH	thP - tQHS	x	thP - tQHS	x	ps	
DQS latching rising transitions to associated clock edges	tDQSS	-0.25	0.25	-0.25	0.25	tCK	
DQS input HIGH pulse width	tDQSH	0.35	x	0.35	x	tCK	
DQS input LOW pulse width	tDQL	0.35	x	0.35	x	tCK	
DQS falling edge to CK setup time	tDSS	0.2	x	0.2	x	tCK	
DQS falling edge hold time from CK	tDSH	0.2	x	0.2	x	tCK	
Mode register set command cycle time	tMRD	2	x	2	x	tCK	
MRS command to ODT update delay	tMOD	0	12	0	12	ns	
Write postamble	tWPST	0.4	0.6	0.4	0.6	tCK	10
Write preamble	tWPRE	0.35	x	0.35	x	tCK	
Address and control input hold time	tIH(base)	375	x	475	x	ps	5,7,9,23
Address and control input setup time	tIS(base)	250	x	350	x	ps	5,7,9,22
Read preamble	tRPRE	0.9	1.1	0.9	1.1	tCK	19
Read postamble	tRPST	0.4	0.6	0.4	0.6	tCK	19
Active to active command period for 1KB page size products	tRRD	7.5	x	7.5	x	ns	4
Active to active command period for 2KB page size products	tRRD	10	x	10	x	ns	4


## SODIMM

<b>Parameter</b>	<b>Symbol</b>	<b>DDR2-533</b>		<b>DDR2-400</b>		<b>Units</b>	<b>Notes</b>
		<b>min</b>	<b>max</b>	<b>min</b>	<b>max</b>		
Four Activate Window for 1KB page size products	tFAW	37.5	x	37.5	x	ns	
Four Activate Window for 2KB page size products	tFAW	50	x	50	x	ns	
CAS to CAS command delay	tCCD	2	x	2	x	tCK	
Write recovery time	tWR	15	x	15	x	ns	
Auto precharge write recovery + precharge time	tDAL	WR+tRP	x	WR+tRP	x	tCK	14
Internal write to read command delay	tWTR	7.5	x	10	x	ns	24
Internal read to precharge command delay	tRTP	7.5	x	7.5	x	ns	3
Exit self refresh to a non-read command	tXSNR	tRFC + 10	x	tRFC + 10	x	ns	
Exit self refresh to a read command	tXSRD	200	x	200	x	tCK	
Exit precharge power down to any non-read command	tXP	2	x	2	x	tCK	
Exit active power down to read command	tXARD	2	x	2	x	tCK	1
Exit active power down to read command (slow exit, lower power)	tXARDS	6 - AL	x	6 - AL	x	tCK	1,2
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	3	x	3	x	tCK	27
ODT turn-on delay	tAOND	2	2	2	2	tCK	16
ODT turn-on	tAON	tAC(min)	tAC(max)+1	tAC(min)	tAC(max)+1	ns	16
ODT turn-on (Power-Down mode)	tAONPD	tAC(min)+2	2tCK+ tAC(max)+1	tAC(min)+2	2tCK+ tAC(max)+1	ns	
ODT turn-off delay	tAOFD	2.5	2.5	2.5	2.5	tCK	17,44
ODT turn-off	tAOF	tAC(min)	tAC(max) + 0.6	tAC(min)	tAC(max) + 0.6	ns	17,44
ODT turn-off (Power-Down mode)	tAOFPD	tAC(min)+2	2.5tCK+ tAC(max)+1	tAC(min)+2	2.5tCK+ tAC(max)+1	ns	
ODT to power down entry latency	tANPD	3	x	3	x	tCK	
ODT power down exit latency	tAXPD	8	x	8	x	tCK	
OCD drive mode output delay	tOIT	0	12	0	12	ns	32
Minimum time clocks remains ON after CKE asynchronously drops LOW	tDelay	tIS+tCK+tlH	x	tIS+tCK+tlH	x	ns	15

## 14.0 Physical Dimensions :

### 14.1 64Mb<sub>x</sub>16 based 128Mb<sub>x</sub>64 Module (2 Ranks) - M470T2864DZ3

Units : Millimeters




The used device is 64M x16 DDR2 SDRAM, FBGA.  
 DDR2 SDRAM Part NO : K4T1G164QD


**14.2 64Mb<sub>x</sub>16 based 64M<sub>x</sub>64 Module (1 Rank)**

- M470T6464DZ3



Units : Millimeters



**DETAIL a**



**DETAIL b**



The used device is 64M x16 DDR2 SDRAM, FBGA.  
 DDR2 SDRAM Part NO : K4T1G164QD