

DRAM MODULE

M53210124CE2/CJ2

M53210124CE2/CJ2 with Fast Page Mode

1M x 32 DRAM SIMM using 1Mx16, 1K Refresh, 5V

GENERAL DESCRIPTION

The Samsung M53210124C is a 1Mx32bits Dynamic RAM high density memory module. The Samsung M53210124C consists of two CMOS 1Mx16bits DRAMs in 42-pin SOJ packages mounted on a 72-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The M53210124C is a Single In-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.

PERFORMANCE RANGE

| Speed | t _{TRAC} | t _{CAC} | t _{TRC} |
|-------|-------------------|------------------|------------------|
| -50 | 50ns | 15ns | 90ns |
| -60 | 60ns | 15ns | 110ns |

FEATURES

- Part Identification
 - M53210124CE2-C(1024 cycles/16ms Ref, SOJ, Solder)
 - M53210124CJ2-C(1024 cycles/16ms Ref, SOJ, Gold)
- Fast Page Mode Operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only refresh capability
- TTL compatible inputs and outputs
- Single +5V±10% power supply
- JEDEC standard PDPin & pinout
- PCB : Height(750mil), single sided component

PIN CONFIGURATIONS

| Pin | Symbol | Pin | Symbol |
|-----|---------------------------------|-----|---------------------------------|
| 1 | V _{ss} | 37 | NC |
| 2 | DQ0 | 38 | NC |
| 3 | DQ16 | 39 | V _{ss} |
| 4 | DQ1 | 40 | $\overline{\text{CAS0}}$ |
| 5 | DQ17 | 41 | $\overline{\text{CAS2}}$ |
| 6 | DQ2 | 42 | $\overline{\text{CAS3}}$ |
| 7 | DQ18 | 43 | $\overline{\text{CAS1}}$ |
| 8 | DQ3 | 44 | $\overline{\text{RAS0}}$ |
| 9 | DQ19 | 45 | Res($\overline{\text{RAS1}}$) |
| 10 | V _{cc} | 46 | NC |
| 11 | NC | 47 | $\overline{\text{W}}$ |
| 12 | A0 | 48 | NC |
| 13 | A1 | 49 | DQ8 |
| 14 | A2 | 50 | DQ24 |
| 15 | A3 | 51 | DQ9 |
| 16 | A4 | 52 | DQ25 |
| 17 | A5 | 53 | DQ10 |
| 18 | A6 | 54 | DQ26 |
| 19 | Res(A10) | 55 | DQ11 |
| 20 | DQ4 | 56 | DQ27 |
| 21 | DQ20 | 57 | DQ12 |
| 22 | DQ5 | 58 | DQ28 |
| 23 | DQ21 | 59 | V _{cc} |
| 24 | DQ6 | 60 | DQ29 |
| 25 | DQ22 | 61 | DQ13 |
| 26 | DQ7 | 62 | DQ30 |
| 27 | DQ23 | 63 | DQ14 |
| 28 | A7 | 64 | DQ31 |
| 29 | Res(A11) | 65 | DQ15 |
| 30 | V _{cc} | 66 | NC |
| 31 | A8 | 67 | PD1 |
| 32 | A9 | 68 | PD2 |
| 33 | Res($\overline{\text{RAS1}}$) | 69 | PD3 |
| 34 | $\overline{\text{RAS0}}$ | 70 | PD4 |
| 35 | NC | 71 | NC |
| 36 | NC | 72 | V _{ss} |

PIN NAMES

| Pin Name | Function |
|-----------------------------------------------------|-----------------------|
| A0 - A9 | Address Inputs |
| DQ0 - DQ31 | Data In/Out |
| $\overline{\text{W}}$ | Read/Write Enable |
| $\overline{\text{RAS0}}$ | Row Address Strobe |
| $\overline{\text{CAS0}}$ - $\overline{\text{CAS3}}$ | Column Address Strobe |
| PD1 -PD4 | Presence Detect |
| V _{cc} | Power(+5V) |
| V _{ss} | Ground |
| NC | No Connection |
| Res | Reserved Pin |

PRESENCE DETECT PINS (Optional)

| Pin | 50NS | 60NS |
|-----|-----------------|-----------------|
| PD1 | V _{ss} | V _{ss} |
| PD2 | V _{ss} | V _{ss} |
| PD3 | V _{ss} | NC |
| PD4 | V _{ss} | NC |


* Pin connection changing available

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

DRAM MODULE

M53210124CE2/CJ2

FUNCTIONAL BLOCK DIAGRAM



DRAM MODULE

M53210124CE2/CJ2

ABSOLUTE MAXIMUM RATINGS *

| Item | Symbol | Rating | Unit |
|---------------------------------------|------------------------------------|-------------|------|
| Voltage on any pin relative to Vss | V _{IN} , V _{OUT} | -1 to +7.0 | V |
| Voltage on Vcc supply relative to Vss | V _{CC} | -1 to +7.0 | V |
| Storage Temperature | T _{stg} | -55 to +150 | °C |
| Power Dissipation | P _d | 2 | W |
| Short Circuit Output Current | I _{OS} | 50 | mA |

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA = 0 to 70°C)

| Item | Symbol | Min | Typ | Max | Unit |
|--------------------|-----------------|--------------------|-----|----------------------------------|------|
| Supply Voltage | V _{CC} | 4.5 | 5.0 | 5.5 | V |
| Ground | V _{SS} | 0 | 0 | 0 | V |
| Input High Voltage | V _{IH} | 2.4 | - | V _{CC} +1 ^{*1} | V |
| Input Low Voltage | V _{IL} | -1.0 ^{*2} | - | 0.8 | V |

*1 : V_{CC}+2.0V/20ns, Pulse width is measured at V_{CC}.

*2 : -2.0V/20ns, Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

| Symbol | Speed | M53210124CE2/CJ2 | | Unit |
|-------------------|------------|------------------|-----|------|
| | | Min | Max | |
| I _{CC1} | -50 | - | 300 | mA |
| | -60 | - | 280 | mA |
| I _{CC2} | Don't care | - | 4 | mA |
| I _{CC3} | -50 | - | 300 | mA |
| | -60 | - | 280 | mA |
| I _{CC4} | -50 | - | 180 | mA |
| | -60 | - | 160 | mA |
| I _{CC5} | Don't care | - | 2 | mA |
| I _{CC6} | -50 | - | 300 | mA |
| | -60 | - | 280 | mA |
| I _{I(L)} | Don't care | -10 | 10 | uA |
| I _{O(L)} | | -5 | 5 | uA |
| V _{OH} | Don't care | 2.4 | - | V |
| V _{OL} | | - | 0.4 | V |

I_{CC1} : Operating Current * (\overline{RAS} , \overline{LCAS} or \overline{UCAS} , Address cycling @trc=min)

I_{CC2} : Standby Current ($\overline{RAS}=\overline{LCAS}=\overline{UCAS}=\overline{W}=V_{IH}$)

I_{CC3} : RAS Only Refresh Current * ($\overline{LCAS}=\overline{UCAS}=V_{IH}$, \overline{RAS} cycling @trc=min)

I_{CC4} : Fast Page Mode Current * ($\overline{RAS}=V_{IL}$, \overline{LCAS} or \overline{UCAS} cycling : tpc=min)

I_{CC5} : Standby Current ($\overline{RAS}=\overline{LCAS}=\overline{UCAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6} : CAS-Before-RAS Refresh Current * (\overline{RAS} and \overline{CAS} cycling @trc=min)

I_{I(L)} : Input Leakage Current (Any input $0 \leq V_{IN} \leq V_{CC}+0.5V$, all other pins not under test=0 V)

I_{O(L)} : Output Leakage Current(Data Out is disabled, $0V \leq V_{OUT} \leq V_{CC}$)

V_{OH} : Output High Voltage Level (I_{OH} = -5mA)

V_{OL} : Output Low Voltage Level (I_{OL} = 4.2mA)

* **NOTE** : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one page mode cycle, tpc.

DRAM MODULE

M53210124CE2/CJ2

CAPACITANCE (TA = 25°C, VCC=5V, f = 1MHz)

| Item | Symbol | Min | Max | Unit |
|----------------------------------|--------|-----|-----|------|
| Input capacitance[A0-A9] | CIN1 | - | 30 | pF |
| Input capacitance[W] | CIN2 | - | 30 | pF |
| Input capacitance[RAS0] | CIN3 | - | 25 | pF |
| Input capacitance[CAS0 - CAS3] | CIN4 | - | 20 | pF |
| Input/Output capacitance[DQ0-31] | CDQ | - | 20 | pF |

AC CHARACTERISTICS (0°C≤TA≤70°C, VCC=5.0V±10%. See notes 1,2.)

Test condition : Vih/Vil=2.4/0.8V, Voh/Vol=2.4/0.4V, output loading CL=100pF

| Parameter | Symbol | -50 | | -60 | | Unit | Note |
|-------------------------------------------------------------------------------------------------------|--------|-----|-----|-----|-----|------|-------|
| | | Min | Max | Min | Max | | |
| Random read or write cycle time | tRC | 90 | | 110 | | ns | |
| Access time from $\overline{\text{RAS}}$ | tRAC | | 50 | | 60 | ns | 3,4 |
| Access time from $\overline{\text{CAS}}$ | tCAC | | 15 | | 15 | ns | 3,4,5 |
| Access time from column address | tAA | | 25 | | 30 | ns | 3,10 |
| $\overline{\text{CAS}}$ to output in Low-Z | tCLZ | 0 | | 0 | | ns | 3 |
| Output buffer turn-off delay | tOFF | 0 | 13 | 0 | 15 | ns | 6 |
| Transition time(rise and fall) | tT | 3 | 50 | 3 | 50 | ns | 2 |
| $\overline{\text{RAS}}$ precharge time | tRP | 30 | | 40 | | ns | |
| $\overline{\text{RAS}}$ pulse width | tRAS | 50 | 10K | 60 | 10K | ns | |
| $\overline{\text{RAS}}$ hold time | tRSH | 13 | | 15 | | ns | |
| $\overline{\text{CAS}}$ hold time | tCSH | 50 | | 60 | | ns | |
| $\overline{\text{CAS}}$ pulse width | tCAS | 13 | 10K | 15 | 10K | ns | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | tRCD | 20 | 37 | 20 | 45 | ns | 4 |
| $\overline{\text{RAS}}$ to column address delay time | tRAD | 15 | 25 | 15 | 30 | ns | 10 |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP | 5 | | 5 | | ns | |
| Row address set-up time | tASR | 0 | | 0 | | ns | |
| Row address hold time | tRAH | 10 | | 10 | | ns | |
| Column address set-up time | tASC | 0 | | 0 | | ns | |
| Column address hold time | tCAH | 10 | | 10 | | ns | |
| Column address to $\overline{\text{RAS}}$ lead time | tRAL | 25 | | 30 | | ns | |
| Read command set-up time | tRCS | 0 | | 0 | | ns | |
| Read command hold referenced to $\overline{\text{CAS}}$ | tRCH | 0 | | 0 | | ns | 8 |
| Read command hold referenced to $\overline{\text{RAS}}$ | tRRH | 0 | | 0 | | ns | 8 |
| Write command hold time | tWCH | 10 | | 10 | | ns | |
| Write command pulse width | tWP | 10 | | 10 | | ns | |
| Write command to $\overline{\text{RAS}}$ lead time | tRWL | 13 | | 15 | | ns | |
| Write command to $\overline{\text{CAS}}$ lead time | tCWL | 13 | | 15 | | ns | |
| Data-in set-up time | tDS | 0 | | 0 | | ns | 9 |
| Data-in hold time | tDH | 10 | | 10 | | ns | 9 |
| Refresh period | tREF | | 16 | | 16 | ms | |
| Write command set-up time | tWCS | 0 | | 0 | | ns | 7 |
| $\overline{\text{CAS}}$ setup time($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh) | tCSR | 5 | | 5 | | ns | |
| $\overline{\text{CAS}}$ hold time($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh) | tCHR | 10 | | 10 | | ns | |
| $\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time | tRPC | 5 | | 5 | | ns | |
| Access time from $\overline{\text{CAS}}$ precharge | tCPA | | 30 | | 35 | ns | 3 |

DRAM MODULE

M53210124CE2/CJ2

AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, VCC = 5.0V ± 10%. See notes 1,2.)

Test condition : VIH/VIIL = 2.4/0.8V, VOH/VOIL = 2.4/0.4V, output loading CL = 100pF

| Parameter | Symbol | -50 | | -60 | | Unit | Note |
|--------------------------------------------------------------------------------|--------|-----|------|-----|------|------|------|
| | | Min | Max | Min | Max | | |
| Fast page mode cycle time | tPC | 35 | | 40 | | ns | |
| $\overline{\text{CAS}}$ precharge time(Fast page cycle) | tCP | 10 | | 10 | | ns | |
| $\overline{\text{RAS}}$ pulse width(Fast page cycle) | tRASP | 50 | 200K | 60 | 200K | ns | |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time(C-B-R refresh) | tWRP | 10 | | 10 | | ns | |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time(C-B-R refresh) | tWRH | 10 | | 10 | | ns | |


NOTES

- An initial pause of 200us is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- Assumes that tRCD ≥ tRCD(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- twcs is non-restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If twcs ≥ twcs(min), the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
- Either tRCH or tRRH must be satisfied for a read cycle.
- These parameter are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles.
- Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.

DRAM MODULE

M53210124CE2/CJ2

READ CYCLE




□ Don't care
■ Undefined

DRAM MODULE

M53210124CE2/CJ2

WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN



□ Don't care


■ Undefined

DRAM MODULE

M53210124CE2/CJ2

FAST PAGE READ CYCLE

NOTE : DOUT = OPEN



□ Don't care
 ■ Undefined


DRAM MODULE

M53210124CE2/CJ2

$\overline{\text{RAS}}$ - ONLY REFRESH CYCLE


NOTE : $\overline{\text{W}}$, $\overline{\text{OE}}$, DIN = Don't care

DOUT = OPEN



$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ REFRESH CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care




□ Don't care
 ■ Undefined

DRAM MODULE

M53210124CE2/CJ2

HIDDEN REFRESH CYCLE (READ)




Don't care
 Undefined

DRAM MODULE

M53210124CE2/CJ2

HIDDEN REFRESH CYCLE (WRITE)

NOTE : DOUT = OPEN




Don't care
 Undefined

DRAM MODULE

M53210124CE2/CJ2

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




NOTE : This timing diagram is applied to all devices besides 16M DRAM 4th & 64M DRAM.

DRAM MODULE

M53210124CE2/CJ2


$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ SELF REFRESH CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



TEST MODE IN CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care





Don't care
 Undefined

DRAM MODULE


M53210124CE2/CJ2

PACKAGE DIMENSIONS

Units : Inches (millimeters)



Gold & Solder Plating Lead



Tolerances : $\pm .005(.13)$ unless otherwise specified

NOTE : The used device is 1Mx16 DRAM
 DRAM Part No. : M53210124CE2/CJ2 -- K4F151611C-J(400 mil)

Revision History
 Rev 0.0 : Oct. 1999