

DRAM MODULE

M53210800CW0/CB0 & M53210810CW0/CB0 with Fast Page Mode
8M x 32 DRAM SIMM using 4Mx4, 4K/2K Refresh, 5V

GENERAL DESCRIPTION

The Samsung M5321080(1)0C is a 8Mx32bits Dynamic RAM high density memory module. The Samsung M5321080(1)0C consists of sixteen CMOS 4Mx4bits DRAMs in 24-pin SOJ package mounted on a 72-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The M5321080(1)0C is a Single In-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.

PERFORMANCE RANGE

Speed	t _{RAC}	t _{CAC}	t _{RC}
-50	50ns	13ns	90ns
-60	60ns	15ns	110ns

FEATURES

- Part Identification
 - M53210800CW0-C(4096 cycles/64ms Ref, SOJ, Solder)
 - M53210800CB0-C(4096 cycles/64ms Ref, SOJ, Gold)
 - M53210810CW0-C(2048 cycles/32ms Ref, SOJ, Solder)
 - M53210810CB0-C(2048 cycles/32ms Ref, SOJ, Gold)
- Fast Page Mode Operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible inputs and outputs
- Single +5V±10% power supply
- JEDEC standard PDPin & pinout
- PCB : Height(1000mil), double sided component

PIN CONFIGURATIONS

Pin	Symbol	Pin	Symbol
1	V _{ss}	37	NC
2	DQ0	38	NC
3	DQ16	39	<u>V_{ss}</u>
4	DQ1	40	<u>CAS0</u>
5	DQ17	41	<u>CAS2</u>
6	DQ2	42	<u>CAS3</u>
7	DQ18	43	<u>CAS1</u>
8	DQ3	44	<u>RAS0</u>
9	DQ19	45	RAS1
10	V _{cc}	46	<u>NC</u>
11	NC	47	W
12	A0	48	NC
13	A1	49	DQ8
14	A2	50	DQ24
15	A3	51	DQ9
16	A4	52	DQ25
17	A5	53	DQ10
18	A6	54	DQ26
19	A10	55	DQ11
20	DQ4	56	DQ27
21	DQ20	57	DQ12
22	DQ5	58	DQ28
23	DQ21	59	V _{cc}
24	DQ6	60	DQ29
25	DQ22	61	DQ13
26	DQ7	62	DQ30
27	DQ23	63	DQ14
28	A7	64	DQ31
29	A11	65	DQ15
30	V _{cc}	66	NC
31	A8	67	PD1
32	<u>A9</u>	68	PD2
33	<u>RAS1</u>	69	PD3
34	RAS0	70	PD4
35	NC	71	NC
36	NC	72	V _{ss}

PIN NAMES

Pin Name	Function
A0 - A11	Address Inputs(4K Ref)
A0 - A10	Address Inputs(2K Ref)
DQ0 - DQ31	Data In/Out
<u>W</u>	Read/Write Enable
<u>RAS0</u> , <u>RAS1</u>	Row Address Strobe
<u>CAS0</u> - <u>CAS3</u>	Column Address Strobe
PD1 -PD4	Presence Detect
V _{cc}	Power(+5V)
V _{ss}	Ground
NC	No Connection

PRESENCE DETECT PINS (Optional)

Pin	50NS	60NS
PD1	NC	NC
PD2	V _{ss}	V _{ss}
PD3	V _{ss}	NC
PD4	V _{ss}	NC

* Pin connection changing available


SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

* NOTE : A11 is used for only M53210800CW0/CB0 (4K ref.)



DRAM MODULE

FUNCTIONAL BLOCK DIAGRAM



DRAM MODULE

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on Vcc supply relative to Vss	V _{CC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _d	16	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to VSS, TA = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	-	V _{CC} +1 ^{*1}	V
Input Low Voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+2.0V/20ns, Pulse width is measured at V_{CC}.

*2 : -2.0V/20ns, Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Symbol	Speed	M53210800CW0/CB0		M53210810CW0/CB0		Unit
		Min	Max	Min	Max	
I _{CC1}	-50	-	736	-	896	mA
	-60	-	656	-	816	mA
I _{CC2}	Don't care	-	32	-	32	mA
I _{CC3}	-50	-	736	-	896	mA
	-60	-	656	-	816	mA
I _{CC4}	-50	-	656	-	736	mA
	-60	-	576	-	656	mA
I _{CC5}	Don't care	-	16	-	16	mA
I _{CC6}	-50	-	736	-	896	mA
	-60	-	656	-	816	mA
I _{I(L)}	Don't care	-80	80	-80	80	uA
I _{O(L)}	Don't care	-10	10	-10	10	uA
V _{OH}	Don't care	2.4	-	2.4	-	V
V _{OL}	Don't care	-	0.4	-	0.4	V

I_{CC1} : Operating Current * (R_{AS}, C_{AS}, Address cycling @trc=min)

I_{CC2} : Standby Current (R_{AS}=C_{AS}=W=V_{IH})

I_{CC3} : RAS Only Refresh Current * (C_{AS}=V_{IH}, R_{AS} cycling @trc=min)

I_{CC4} : Fast Page Mode Current * (R_{AS}=V_{IL}, C_{AS} Address cycling : tPC=min)

I_{CC5} : Standby Current (R_{AS}=C_{AS}=W=V_{CC}-0.2V)

I_{CC6} : CAS-Before-RAS Refresh Current * (R_{AS} and C_{AS} cycling @trc=min)

I_{I(L)} : Input Leakage Current (Any input 0≤V_{IN}≤V_{CC}+0.5V, all other pins not under test=0 V)

I_{O(L)} : Output Leakage Current(Data Out is disabled, 0V≤V_{OUT}≤V_{CC})

V_{OH} : Output High Voltage Level (I_{OH} = -5mA)

V_{OL} : Output Low Voltage Level (I_{OL} = 4.2mA)

* **NOTE** : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, address can be changed maximum once while R_{AS}=V_{IL}. In I_{CC4}, address can be changed maximum once within one page mode cycle, tPC.



ELECTRONICS

DRAM MODULE

CAPACITANCE ($T_A = 25^\circ\text{C}$, $V_{CC}=5\text{V}$, $f = 1\text{MHz}$)

Item	Symbol	Min	Max	Unit
Input capacitance[A0-A11(A10)]	CIN1	-	100	pF
Input capacitance[V]	CIN2	-	130	pF
Input capacitance[RAS0, RAS1]	CIN3	-	70	pF
Input capacitance[CAS0 - CAS3]	CIN4	-	30	pF
Input/Output capacitance[DQ0-31]	CDQ	-	20	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $V_{CC}=5.0\text{V} \pm 10\%$. See notes 1,2.)

Test condition : $V_{ih}/V_{il}=2.4/0.8\text{V}$, $V_{oh}/V_{ol}=2.4/0.4\text{V}$, Output loading $CL=100\text{pF}$

Parameter	Symbol	-50		-60		Unit	Note
		Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90		110		ns	
Access time from RAS	t _{RAC}		50		60	ns	3,4
Access time from CAS	t _{CAC}		13		15	ns	3,4,5
Access time from column address	t _{AA}		25		30	ns	3,10
CAS to output in Low-Z	t _{CLZ}	0		0		ns	3
Output buffer turn-off delay	t _{OFF}	0	13	0	15	ns	6
Transition time(rise and fall)	t _T	3	50	3	50	ns	2
RAS precharge time	t _{RP}	30		40		ns	
RAS pulse width	t _{RAS}	50	10K	60	10K	ns	
RAS hold time	t _{RSH}	13		15		ns	
CAS hold time	t _{CSH}	50		60		ns	
CAS pulse width	t _{CAS}	13	10K	15	10K	ns	
RAS to CAS delay time	t _{RCD}	20	37	20	45	ns	4
RAS to column address delay time	t _{RAD}	15	25	15	30	ns	10
CAS to RAS precharge time	t _{CRP}	5		5		ns	
Row address set-up time	t _{ASR}	0		0		ns	
Row address hold time	t _{RAH}	10		10		ns	
Column address set-up time	t _{ASC}	0		0		ns	
Column address hold time	t _{CAH}	10		10		ns	
Column address to RAS lead time	t _{RAL}	25		30		ns	
Read command set-up time	t _{RCS}	0		0		ns	
Read command hold time referenced to CAS	t _{RCH}	0		0		ns	8
Read command hold time referenced to RAS	t _{RRH}	0		0		ns	8
Write command hold time	t _{WCH}	10		10		ns	
Write command pulse width	t _{WP}	10		10		ns	
Write command to RAS lead time	t _{RWL}	13		15		ns	
Write command to CAS lead time	t _{CWL}	13		15		ns	
Data-in set-up time	t _{DS}	0		0		ns	9
Data-in hold time	t _{DH}	10		15		ns	9
Refresh period (4K Ref)	t _{REF}		64		64	ms	
Refresh period (2K Ref)	t _{REF}		32		32	ms	
Write command set-up time	t _{WCS}	0		0		ns	7
CAS setup time(CAS-before-RAS refresh)	t _{CSR}	5		5		ns	
CAS hold time(CAS-before-RAS refresh)	t _{CHR}	10		10		ns	
RAS precharge to CAS hold time	t _{RPC}	5		5		ns	



DRAM MODULE

AC CHARACTERISTICS (0°C≤T_A≤70°C, V_{CC}=5.0V±10%. See notes 1,2.)

Test condition : V_{IH}/V_{IL}=2.4/0.8V, V_{OH}/V_{OL}=2.4/0.4V, Output loading C_L=100pF

Parameter	Symbol	-50		-60		Unit	Note
		Min	Max	Min	Max		
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}		30		35	ns	3
Fast page mode cycle time	t _{PC}	35		40		ns	
$\overline{\text{CAS}}$ precharge time(Fast page cycle)	t _{CP}	10		10		ns	
$\overline{\text{RAS}}$ pulse width(Fast page cycle)	t _{RASP}	50	200K	60	200K	ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time(C-B-R refresh)	t _{WRP}	10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time(C-B-R refresh)	t _{WRH}	10		10		ns	
$\overline{\text{CAS}}$ precharge(C-B-R counter test)	t _{CPT}	20		20		ns	

NOTES


- An initial pause of 200us is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- Operation within the t_{RCd}(max) limit insures that t_{RC}(max) can be met. t_{RCd}(max) is specified as a reference point only. If t_{RCd} is greater than the specified t_{RCd}(max) limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{RCd}≥t_{RCd}(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- t_{wcs} is non-restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If t_{wcs}≥t_{wcs}(min), the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
- Either t_{rch} or t_{rrh} must be satisfied for a read cycle.
- These parameter are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles.
- Operation within the t_{rad}(max) limit insures that t_{rac}(max) can be met. t_{rad}(max) is specified as reference point only. If t_{rad} is greater than the specified t_{rad}(max) limit, then access time is controlled by t_{AA}.



DRAM MODULE

WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




□ Don't care
■ Undefined



DRAM MODULE

FAST PAGE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN



□ Don't care
■ Undefined




DRAM MODULE

RAS - ONLY REFRESH CYCLE


NOTE : \overline{W} , \overline{OE} , DIN = Don't care

DOUT = OPEN



CAS - BEFORE - RAS REFRESH CYCLE

NOTE : \overline{OE} , A = Don't care




□ Don't care
■ Undefined



DRAM MODULE

HIDDEN REFRESH CYCLE (READ)



□ Don't care
■ Undefined




ELECTRONICS

DRAM MODULE

HIDDEN REFRESH CYCLE (WRITE)


NOTE : DOUT = OPEN



□ Don't care
■ Undefined

DRAM MODULE

CAS-BEFORE-RAS REFRESH CYCLE



□ Don't care
■ Undefined


NOTE : This timing diagram is applied to all devices besides 16M DRAM 4th & 64M DRAM.



DRAM MODULE


$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ SELF REFRESH CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



TEST MODE IN CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



□ Don't care
■ Undefined




DRAM MODULE


M53210800CW0/CB0
M53210810CW0/CB0

PACKAGE DIMENSIONS

Units : Inches (millimeters)




(Front view)



(Back view)

Gold & Solder Plating Lead



Tolerances : ±.005(.13) unless otherwise specified

NOTE : The used device are 4Mx4 F/P DRAM, SOJ
DRAM Part No. : M53210800CW0/CB0 -- K4F170411C-B(300mil)
M53210810CW0/CB0 -- K4F160411C-B(300mil)

Revision History
Rev 0.0 : Oct. 1999

