

STM32F101x8 STM32F101xB

Medium-density access line, ARM-based 32-bit MCU with 64 or 128 KB Flash, 6 timers, ADC and 7 communication interfaces

Features

- Core: ARM 32-bit CortexTM-M3 CPU
 - 36 MHz maximum frequency,
 1.25 DMIPS/MHz (Dhrystone 2.1)
 performance at 0 wait state memory access
 - Single-cycle multiplication and hardware division

■ Memories

- 64 to 128 Kbytes of Flash memory
- 10 to 16 Kbytes of SRAM
- Clock, reset and supply management
 - 2.0 to 3.6 V application supply and I/Os
 - POR, PDR and programmable voltage detector (PVD)
 - 4-to-16 MHz crystal oscillator
 - Internal 8 MHz factory-trimmed RC
 - Internal 40 kHz RC
 - PLL for CPU clock
 - 32 kHz oscillator for RTC with calibration

■ Low power


- Sleep, Stop and Standby modes
- V_{BAT} supply for RTC and backup registers

■ Debug mode

Serial wire debug (SWD) and JTAG interfaces

DMA

- 7-channel DMA controller
- Peripherals supported: timers, ADC, SPIs, I²Cs and USARTs
- 1 × 12-bit, 1 µs A/D converter (up to 16 channels)
 - Conversion range: 0 to 3.6 V
 - Temperature sensor
- Up to 80 fast I/O ports
 - 26/37/51/80 I/Os, all mappable on 16 external interrupt vectors and almost all 5 V-tolerant



■ Six timers

- Three 16-bit timers, each with up to 4 IC/OC/PWM or pulse counter
- 2 watchdog timers (Independent and Window)
- SysTick timer: 24-bit downcounter
- Up to 7 communication interfaces
 - Up to 2 x I²C interfaces (SMBus/PMBus)
 - Up to 3 USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
 - Up to 2 SPIs (18 Mbit/s)
- CRC calculation unit, 96-bit unique ID
- ECOPACK[®] packages

Table 1. Device summary

| Reference | Part number |
|-------------|--|
| STM32F101x8 | STM32F101C8, STM32F101R8 STM32F101V8, STM32F101T8 |
| STM32F101xB | STM32F101RB, STM32F101VB, STM32F101CB STM32F101TB |

April 2011 Doc ID 13586 Rev 14 1/87

Contents

| 1 | Intro | duction | | 9 |
|---|-------|----------|--|------|
| 2 | Desc | cription | | . 10 |
| | 2.1 | Device | overview | . 11 |
| | 2.2 | Full cor | mpatibility throughout the family | . 14 |
| | 2.3 | | | |
| | | 2.3.1 | ARM [®] Cortex [™] -M3 core with embedded Flash and SRAM | |
| | | 2.3.2 | Embedded Flash memory | |
| | | 2.3.3 | CRC (cyclic redundancy check) calculation unit | |
| | | 2.3.4 | Embedded SRAM | |
| | | 2.3.5 | Nested vectored interrupt controller (NVIC) | |
| | | 2.3.6 | External interrupt/event controller (EXTI) | |
| | | 2.3.7 | Clocks and startup | |
| | | 2.3.8 | Boot modes | |
| | | 2.3.9 | Power supply schemes | 16 |
| | | 2.3.10 | Power supply supervisor | 16 |
| | | 2.3.11 | Voltage regulator | 17 |
| | | 2.3.12 | Low-power modes | 17 |
| | | 2.3.13 | DMA | 17 |
| | | 2.3.14 | RTC (real-time clock) and backup registers | 18 |
| | | 2.3.15 | Independent watchdog | |
| | | 2.3.16 | Window watchdog | 18 |
| | | 2.3.17 | SysTick timer | |
| | | 2.3.18 | General-purpose timers (TIMx) | 18 |
| | | 2.3.19 | I ² C bus | 19 |
| | | 2.3.20 | Universal synchronous/asynchronous receiver transmitter (USART) | 19 |
| | | 2.3.21 | Serial peripheral interface (SPI) | 19 |
| | | 2.3.22 | GPIOs (general-purpose inputs/outputs) | 19 |
| | | 2.3.23 | ADC (analog to digital converter) | 19 |
| | | 2.3.24 | Temperature sensor | 20 |
| | | 2.3.25 | Serial wire JTAG debug port (SWJ-DP) | 20 |
| 3 | Pino | uite and | nin description | 21 |

577

3/87

| 4 | Memory mapping | | | | | | | | | |
|------------|----------------|----------------------------|--|------|--|--|--|--|--|--|
| 5 | Elec | Electrical characteristics | | | | | | | | |
| | 5.1 | Parame | Parameter conditions | | | | | | | |
| | | 5.1.1 | Minimum and maximum values | 29 | | | | | | |
| | | 5.1.2 | Typical values | 29 | | | | | | |
| | | 5.1.3 | Typical curves | 29 | | | | | | |
| | | 5.1.4 | Loading capacitor | 29 | | | | | | |
| | | 5.1.5 | Pin input voltage | 29 | | | | | | |
| | | 5.1.6 | Power supply scheme | 30 | | | | | | |
| | | 5.1.7 | Current consumption measurement | 31 | | | | | | |
| | 5.2 | Absolu | te maximum ratings | 31 | | | | | | |
| | 5.3 | Operat | ing conditions | 32 | | | | | | |
| | | 5.3.1 | General operating conditions | 32 | | | | | | |
| | | 5.3.2 | Operating conditions at power-up / power-down | 33 | | | | | | |
| | | 5.3.3 | Embedded reset and power control block characteristics | 33 | | | | | | |
| | | 5.3.4 | Embedded reference voltage | 35 | | | | | | |
| | | 5.3.5 | Supply current characteristics | 35 | | | | | | |
| | | 5.3.6 | External clock source characteristics | 43 | | | | | | |
| | | 5.3.7 | Internal clock source characteristics | 48 | | | | | | |
| | | 5.3.8 | PLL characteristics | 49 | | | | | | |
| | | 5.3.9 | Memory characteristics | 50 | | | | | | |
| | | 5.3.10 | EMC characteristics | 50 | | | | | | |
| | | 5.3.11 | Absolute maximum ratings (electrical sensitivity) | 52 | | | | | | |
| | | 5.3.12 | I/O current injection characteristics | 53 | | | | | | |
| | | 5.3.13 | I/O port characteristics | 54 | | | | | | |
| | | 5.3.14 | NRST pin characteristics | 59 | | | | | | |
| | | 5.3.15 | TIM timer characteristics | 60 | | | | | | |
| | | 5.3.16 | Communications interfaces | 60 | | | | | | |
| | | 5.3.17 | 12-bit ADC characteristics | 66 | | | | | | |
| | | 5.3.18 | Temperature sensor characteristics | 70 | | | | | | |
| 6 | Pack | kage cha | racteristics | 71 | | | | | | |
| | 6.1 | Packag | je mechanical data | 71 | | | | | | |
| | 6.2 | .2 Thermal characteristics | | | | | | | | |
| | | 6.2.1 | Reference document | | | | | | | |
| | | 6.2.2 | Evaluating the maximum junction temperature for an application . | 78 | | | | | | |
| 47/ | | | Doc ID 13586 Rev 14 | 3/87 | | | | | | |

| Contents | | STM32F101x8, STM32F101xB | | | | |
|----------|-----------------------------|--------------------------|--|--|--|--|
| 7 | Ordering information scheme | 79 | | | | |
| 8 | Revision history | 80 | | | | |



List of tables

| Table 1. | Device summary | 1 |
|-----------|---|----|
| Table 2. | Device features and peripheral counts (STM32F101xx medium-density | |
| | access line) | |
| Table 3. | STM32F101xx family | |
| Table 4. | Medium-density STM32F101xx pin definitions | |
| Table 5. | Voltage characteristics | |
| Table 6. | Current characteristics | |
| Table 7. | Thermal characteristics | |
| Table 8. | General operating conditions | |
| Table 9. | Operating conditions at power-up / power-down | |
| Table 10. | Embedded reset and power control block characteristics | |
| Table 11. | Embedded internal reference voltage | 35 |
| Table 12. | Maximum current consumption in Run mode, code with data processing running from Flash | 36 |
| Table 13. | Maximum current consumption in Run mode, code with data processing | |
| | running from RAM | 36 |
| Table 14. | Maximum current consumption in Sleep mode, code running from Flash | |
| | or RAM | |
| Table 15. | Typical and maximum current consumptions in Stop and Standby modes | 38 |
| Table 16. | Typical current consumption in Run mode, code with data processing | |
| | running from Flash | |
| Table 17. | Typical current consumption in Sleep mode, code running from Flash or RAM | 42 |
| Table 18. | Peripheral current consumption | |
| Table 19. | High-speed external user clock characteristics | 44 |
| Table 20. | Low-speed external user clock characteristics | |
| Table 21. | HSE 4-16 MHz oscillator characteristics | |
| Table 22. | LSE oscillator characteristics (f _{LSE} = 32.768 kHz) | 47 |
| Table 23. | HSI oscillator characteristics | 48 |
| Table 24. | LSI oscillator characteristics | 49 |
| Table 25. | Low-power mode wakeup timings | 49 |
| Table 26. | PLL characteristics | 49 |
| Table 27. | Flash memory characteristics | 50 |
| Table 28. | Flash memory endurance and data retention | |
| Table 29. | EMS characteristics | 51 |
| Table 30. | EMI characteristics | 52 |
| Table 31. | ESD absolute maximum ratings | 52 |
| Table 32. | Electrical sensitivities | |
| Table 33. | I/O current injection susceptibility | 53 |
| Table 34. | I/O static characteristics | 54 |
| Table 35. | Output voltage characteristics | 57 |
| Table 36. | I/O AC characteristics | 58 |
| Table 37. | NRST pin characteristics | 59 |
| Table 38. | TIMx characteristics | 60 |
| Table 39. | I ² C characteristics | 61 |
| Table 40. | SCL frequency (f _{PCLK1} = 36 MHz, V _{DD} = 3.3 V) | 62 |
| Table 41. | SPI characteristics | |
| Table 42. | ADC characteristics | 66 |
| Table 43. | R _{AIN} max for f _{ADC} = 14 MHz | 67 |
| | | |



List of tables STM32F101x8, STM32F101xB

| Table 44. | ADC accuracy - limited test conditions | 67 |
|-----------|--|----|
| Table 45. | ADC accuracy | 68 |
| Table 46. | TS characteristics | 70 |
| Table 47. | VFQFPN48 7 x 7 mm, 0.5 mm pitch, package mechanical data | 72 |
| Table 48. | VFQFPN36 6 x 6 mm, 0.5 mm pitch, package mechanical data | 73 |
| Table 49. | LQPF100 – 14 x14 mm, 100-pin low-profile quad flat package mechanical data | 74 |
| Table 50. | LQFP64 – 10 x 10 mm, 64-pin low-profile quad flat package mechanical data | 75 |
| Table 51. | LQFP48 – 7 x 7mm, 48-pin low-profile quad flat package mechanical data | 76 |
| Table 52. | Package thermal characteristics | 77 |
| Table 53. | Ordering information scheme | 79 |
| Table 54. | Document revision history | |



List of figures

| Figure 1. | STM32F101xx medium-density access line block diagram | . 12 |
|------------|---|------|
| Figure 2. | Clock tree | |
| Figure 3. | STM32F101xx medium-density access line LQFP100 pinout | |
| Figure 4. | STM32F101xx medium-density access line LQFP64 pinout | |
| Figure 5. | STM32F101xx medium-density access line LQFP48 pinout | |
| Figure 6. | STM32F101xx medium-density access line VFQPFN48 pinout | |
| Figure 7. | STM32F101xx medium-density access line VFQPFN36 pinout | |
| Figure 8. | Memory map | |
| Figure 9. | Pin loading conditions | |
| Figure 10. | Pin input voltage | |
| Figure 11. | Power supply scheme | |
| Figure 12. | Current consumption measurement scheme | . 31 |
| Figure 13. | Typical current consumption in Run mode versus frequency (at 3.6 V) - | |
| | code with data processing running from RAM, peripherals enabled | . 37 |
| Figure 14. | Typical current consumption in Run mode versus frequency (at 3.6 V) - | |
| | code with data processing running from RAM, peripherals disabled | . 37 |
| Figure 15. | Typical current consumption on V _{BAT} with RTC on versus temperature at different | |
| | V _{BAT} values | . 39 |
| Figure 16. | Typical current consumption in Stop mode with regulator in Run mode versus | |
| | temperature at V_{DD} = 3.3 V and 3.6 V | . 39 |
| Figure 17. | Typical current consumption in Stop mode with regulator in Low-power mode versus | |
| | temperature at V_{DD} = 3.3 V and 3.6 V | . 40 |
| Figure 18. | Typical current consumption in Standby mode versus temperature at $V_{DD} = 3.3 \text{ V}$ and | |
| | 3.6 V | |
| Figure 19. | High-speed external clock source AC timing diagram | |
| Figure 20. | Low-speed external clock source AC timing diagram | |
| Figure 21. | Typical application with an 8 MHz crystal | |
| Figure 22. | Typical application with a 32.768 kHz crystal | |
| Figure 23. | Standard I/O input characteristics - CMOS port | |
| Figure 24. | Standard I/O input characteristics - TTL port | |
| Figure 25. | 5 V tolerant I/O input characteristics - CMOS port | |
| Figure 26. | 5 V tolerant I/O input characteristics - TTL port | |
| Figure 27. | I/O AC characteristics definition | . 59 |
| Figure 28. | Recommended NRST pin protection | . 59 |
| Figure 29. | I ² C bus AC waveforms and measurement circuit ⁽¹⁾ | . 62 |
| Figure 30. | SPI timing diagram - slave mode and CPHA = 0 | . 64 |
| Figure 31. | SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾ | . 64 |
| Figure 32. | SPI timing diagram - master mode ⁽¹⁾ | 65 |
| Figure 33. | ADC accuracy characteristics | |
| Figure 34. | Typical connection diagram using the ADC | |
| Figure 35. | Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}) | . 69 |
| Figure 36. | Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) VFQFPN48 7 x 7 mm, 0.5 mm pitch, package outline ⁽¹⁾ | . 70 |
| Figure 37. | VFQFPN48 7 x 7 mm, 0.5 mm pitch, package outline (1) | /2 |
| Figure 38. | Personanded feathrint (dimensions in mm) $(1)(2)\cdots\cdots\cdots\cdots\cdots\cdots\cdots\cdots\cdots\cdots\cdots\cdots\cdots\cdots\cdots\cdots\cdots$ | / 2 |
| Figure 39. | \/FOFDNI00 0 0 0 F u!tala | / . |
| Figure 40. | Recommended tootprint (dimensions in mm)(1)(2) | / c |
| Figure 41. | LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline | . 74 |
| Figure 42. | Recommended footprint ⁽¹⁾ | . 74 |
| | | |



List of figures

STM32F101x8, STM32F101xB

| Figure 43. | LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package outline | . 75 |
|------------|---|------|
| Figure 44. | Recommended footprint ⁽¹⁾ | . 75 |
| Figure 45. | LQFP48 – 7 x 7mm, 48-pin low-profile quad flat | |
| | package outline | . 76 |
| Figure 46. | Recommended footprint ⁽¹⁾ | . 76 |
| Figure 47. | LQFP64 P _D max vs. T _A | . 78 |

47/

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F101x8 and STM32F101xB medium-density access line microcontrollers. For more details on the whole STMicroelectronics STM32F101xx family, please refer to Section 2.2: Full compatibility throughout the family.

The medium-density STM32F101xx datasheet should be read in conjunction with the low-, medium- and high-density STM32F10xxx reference manual.

For information on programming, erasing and protection of the internal Flash memory please refer to the *STM32F10xxx Flash programming manual*.

The reference and Flash programming manuals are both available from the STMicroelectronics website www.st.com.

For information on the Cortex[™]-M3 core please refer to the Cortex[™]-M3 Technical Reference Manual, available from the www.arm.com website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337e/.





2 Description

The STM32F101xB and STM32F101x8 medium-density access line family incorporates the high-performance ARM Cortex[™]-M3 32-bit RISC core operating at a 36 MHz frequency, high-speed embedded memories (Flash memory up to 128 Kbytes and SRAM up to 16 Kbytes), and an extensive range of enhanced peripherals and I/Os connected to two APB buses. All devices offer standard communication interfaces (two I²Cs, two SPIs, and up to three USARTs), one 12-bit ADC and three general-purpose 16-bit timers.

The STM32F101xx medium-density access line family operates in the –40 to +85 °C temperature range, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F101xx medium-density access line family includes devices in four different packages ranging from 36 pins to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the STM32F101xx medium-density access line microcontroller family suitable for a wide range of applications such as application control and user interface, medical and handheld equipment, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, Video intercoms, and HVACs.

2.1 Device overview

Figure 1 shows the general block diagram of the device family.

Table 2. Device features and peripheral counts (STM32F101xx medium-density access line)

| F | STM32F101Tx | | STM32F101Cx | | STM32F101Rx | | STM32F101Vx | | |
|---------------|------------------|---|-------------|---------------------|-------------|-------------|-------------|-------------|-----|
| Flash - K | bytes | 64 | 128 | 64 | 128 | 64 | 128 | 64 | 128 |
| SRAM - K | (bytes | 10 | 16 | 10 | 16 | 10 | 16 | 10 | 16 |
| Timers | General -purpose | 3 | | 3 | 3 | | 3 | | 3 |
| ijon | SPI | | 1 | 2 | 2 | 2 | 2 | 2 | 2 |
| nica | I ² C | | 1 | 2 | 2 | 2 | 2 | 2 | |
| Communication | USART | 2 | | 3 | | 3 | | 3 | |
| 12-bit syr | nchronized ADC | 1 | | 1 | | 1 | | 1 | |
| number o | of channels | 10 channels | | 10 channels | | 16 channels | | 16 channels | |
| GPIOs | | 2 | 26 | 37 | | 51 | | 80 | |
| CPU freq | uency | 36 MHz | | | | | | | |
| Operating | g voltage | 2.0 to 3.6 V | | | | | | | |
| Operating | g temperatures | Ambient temperature: -40 to +85 °C (see <i>Table 8</i>) Junction temperature: -40 to +105 °C (see <i>Table 8</i>) | | | | | | | |
| Packages | 5 | VFQFPN36 | | LQFP48, VFQFPN48 | | LQFP64 | | LQFP100 | |





Figure 1. STM32F101xx medium-density access line block diagram

- 1. AF = alternate function on I/O port pin.
- 2. $T_A = -40$ °C to +85 °C (junction temperature up to 105 °C).

577

Figure 2. Clock tree



- 1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is
- 2. To have an ADC conversion time of 1 μ s, APB2 must be at 14 MHz or 28 MHz.

2.2 Full compatibility throughout the family

The STM32F101xx is a complete family whose members are fully pin-to-pin, software and feature compatible. In the reference manual, the STM32F101x4 and STM32F101x6 are referred to as low-density devices, the STM32F101x8 and STM32F101xB are referred to as medium-density devices, and the STM32F101xC, STM32F101xD and STM32F101xE are referred to as high-density devices.

Low- and high-density devices are an extension of the STM32F101x8/B devices, they are specified in the STM32F101x4/6 and STM32F101xC/D/E datasheets, respectively. Low-density devices feature lower Flash memory and RAM capacities and a timer less. High-density devices have higher Flash memory and RAM capacities, and additional peripherals like FSMC and DAC, while remaining fully compatible with the other members of the STM32F101xx family.

The STM32F101x4, STM32F101x6, STM32F101xC, STM32F101xD and STM32F101xE are a drop-in replacement for the STM32F101x8/B medium-density devices, allowing the user to try different memory densities and providing a greater degree of freedom during the development cycle.

Moreover, the STM32F101xx performance line family is fully compatible with all existing STM32F101xx access line and STM32F102xx USB access line devices.

Table 3. STM32F101xx family

| | Memory size | | | | | | | | | |
|--------|--|------------|---------------------------------|--------------|----------------------|--|-----------------|--|--|--|
| | Low-densi | ty devices | Medium-der | sity devices | High-density devices | | | | | |
| Pinout | 16 KB 32 KB Flash Flash ⁽¹⁾ | | 64 KB 128 KB Flash Flash | | 256 KB Flash | 384 KB Flash | 512 KB Flash | | | |
| | 4 KB RAM | 6 KB RAM | 10 KB RAM 16 KB RAM | | 32 KB RAM | 48 KB RAM | 48 KB RAM | | | |
| 144 | | | | | 5 × USARTs | | | | | |
| 100 | | | 2 LICADTo | | | \times 16-bit timers, 2 \times basic timers \times SPIs, 2 \times I ² Cs, 1 \times ADC, | | | | |
| 64 | 2 × USART | ~ | 3 × USARTs 3 × 16-bit timers | | | SMC (100 an | | | | |
| 48 | 2 × 16-bit timers 1 × SPI, 1 × I ² C | | 2 × SPIs, 2 × I2Cs, 1 × ADC | | | | | | | |
| 36 | 1 × ADC | | I X ADC | | | | | | | |

^{1.} For orderable part numbers that do not show the A internal code after the temperature range code (6), the reference datasheet for electrical characteristics is that of the STM32F101x8/B medium-density devices.

577

2.3 Overview

2.3.1 ARM[®] Cortex[™]-M3 core with embedded Flash and SRAM

The ARM CortexTM-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex[™]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F101xx medium-density access line family having an embedded ARM core, is therefore compatible with all ARM tools and software.

2.3.2 Embedded Flash memory

64 or 128 Kbytes of embedded Flash is available for storing programs and data.

2.3.3 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

2.3.4 Embedded SRAM

Up to 16 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

2.3.5 Nested vectored interrupt controller (NVIC)

The STM32F101xx medium-density access line embeds a nested vectored interrupt controller able to handle up to 43 maskable interrupt channels (not including the 16 interrupt lines of Cortex[™]-M3) and 16 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.



Doc ID 13586 Rev 14

15/87

2.3.6 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 80 GPIOs can be connected to the 16 external interrupt lines.

2.3.7 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 36 MHz. See *Figure 2* for details on the clock tree.

2.3.8 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1. For further details please refer to AN2606.

2.3.9 Power supply schemes

- V_{DD} = 2.0 to 3.6 V: External power supply for I/Os and the internal regulator.
 Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 2.0 to 3.6 V: External analog power supplies for ADC, Reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC is used).
 V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} = 1.8 to 3.6 V: Power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

For more details on how to connect power pins, refer to *Figure 11: Power supply scheme*.

2.3.10 Power supply supervisor

The device has an integrated power on reset (POR)/power down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher



than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

Refer to Table 10: Embedded reset and power control block characteristics for the values of $V_{POR/PDR}$ and V_{PVD} .

2.3.11 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in the nominal regulation mode (Run)
- LPR is used in the Stop mode
- Power down is used in Standby mode: the regulator output is in high impedance: the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost)

This regulator is always enabled after reset. It is disabled in Standby mode, providing high impedance output.

2.3.12 Low-power modes

The STM32F101xx medium-density access line supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output or the RTC alarm.

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), a IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

2.3.13 DMA

The flexible 7-channel general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management avoiding the generation of interrupts when the controller reaches the end of the buffer.



Doc ID 13586 Rev 14

17/87

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, general purpose timers TIMx and ADC.

2.3.14 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers are ten 16-bit registers used to store 20 bytes of user application data when V_{DD} power is not present.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low power RC oscillator or the high-speed external clock divided by 128. The internal low power RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural crystal deviation. The RTC features a 32-bit programmable counter for long term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

2.3.15 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

2.3.16 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

2.3.17 SysTick timer

This timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

2.3.18 General-purpose timers (TIMx)

There are three synchronizable general-purpose timers embedded in the STM32F101xx medium-density access line devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input



capture, output compare, PWM or one pulse mode output. This gives up to 12 input captures / output compares / PWMs on the largest packages.

The general-purpose timers can work together via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

2.3.19 I²C bus

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7/10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

2.3.20 Universal synchronous/asynchronous receiver transmitter (USART)

The available USART interfaces communicate at up to 2.25 Mbit/s. They provide hardware management of the CTS and RTS signals, support IrDA SIR ENDEC, are ISO 7816 compliant and have LIN Master/Slave capability.

The USART interfaces can be served by the DMA controller.

2.3.21 Serial peripheral interface (SPI)

Up to two SPIs are able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

Both SPIs can be served by the DMA controller.

2.3.22 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current-capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

2.3.23 ADC (analog to digital converter)

The 12-bit analog to digital converter has up to 16 external channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.



Doc ID 13586 Rev 14

19/87

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

2.3.24 Temperature sensor


The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2 V < V_{DDA} < 3.6 V. The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

2.3.25 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3 Pinouts and pin description





5/

Doc ID 13586 Rev 14






Figure 4. STM32F101xx medium-density access line LQFP64 pinout










Figure 6. STM32F101xx medium-density access line VFQPFN48 pinout





577

 Table 4.
 Medium-density STM32F101xx pin definitions

| Table | Pin | | | n-defisity 51M32 | | | | Alternate functi | ons ⁽³⁾⁽⁴⁾ |
|---------------------|--------|---------|----------|------------------------------------|---------------------|----------------------------|--|---|-----------------------|
| LQFP48/ VFQFPN48 | LQFP64 | LQFP100 | VFQFPN36 | Pin name | Type ⁽¹⁾ | I / O level ⁽²⁾ | Main function ⁽³⁾ (after reset) | Default | Remap |
| - | - | 1 | - | PE2 | I/O | FT | PE2 | TRACECLK | |
| - | - | 2 | - | PE3 | I/O | FT | PE3 | TRACED0 | |
| - | - | 3 | - | PE4 | I/O | FT | PE4 | TRACED1 | |
| - | - | 4 | - | PE5 | I/O | FT | PE5 | TRACED2 | |
| - | - | 5 | - | PE6 | I/O | FT | PE6 | TRACED3 | |
| 1 | 1 | 6 | - | V_{BAT} | S | | V_{BAT} | | |
| 2 | 2 | 7 | - | PC13-TAMPER- RTC ⁽⁵⁾ | I/O | | PC13 ⁽⁶⁾ | TAMPER-RTC | |
| 3 | 3 | 8 | 1 | PC14- OSC32_IN ⁽⁵⁾ | I/O | | PC14 ⁽⁶⁾ | OSC32_IN | |
| 4 | 4 | 9 | - 1 | PC15- OSC32_OUT ⁽⁵⁾ | I/O | | PC15 ⁽⁶⁾ | OSC32_OUT | |
| - | ı | 10 | 1 | $V_{SS_{-5}}$ | S | | V_{SS_5} | | |
| - | - | 11 | - | V_{DD_5} | S | | V_{DD_5} | | |
| 5 | 5 | 12 | 2 | OSC_IN | I | | OSC_IN | | |
| 6 | 6 | 13 | 3 | OSC_OUT | 0 | | OSC_OUT | | |
| 7 | 7 | 14 | 4 | NRST | I/O | | NRST | | |
| - | 8 | 15 | - | PC0 | I/O | | PC0 | ADC_IN10 | |
| - | 9 | 16 | - | PC1 | I/O | | PC1 | ADC_IN11 | |
| - | 10 | 17 | 1 | PC2 | I/O | | PC2 | ADC_IN12 | |
| - | 11 | 18 | 1 | PC3 | I/O | | PC3 | ADC_IN13 | |
| 8 | 12 | 19 | 5 | $V_{\rm SSA}$ | S | | V_{SSA} | | |
| - | • | 20 | - | V_{REF} | S | | V_{REF-} | | |
| - | - | 21 | - | V_{REF+} | S | | V_{REF+} | | |
| 9 | 13 | 22 | 6 | V_{DDA} | S | | V_{DDA} | | |
| 10 | 14 | 23 | 7 | PA0-WKUP | I/O | | PA0 | WKUP/USART2_CTS ⁽⁸⁾ / ADC_IN0/ TIM2_CH1_ETR ⁽⁸⁾ | |
| 11 | 15 | 24 | 8 | PA1 | I/O | | PA1 | USART2_RTS ⁽⁸⁾ / ADC_IN1/TIM2_CH2 ⁽⁸⁾ | |
| 12 | 16 | 25 | 9 | PA2 | I/O | | PA2 | USART2_TX ⁽⁸⁾ / ADC_IN2/TIM2_CH3 ⁽⁸⁾ | |
| 13 | 17 | 26 | 10 | PA3 | I/O | | PA3 | USART2_RX ⁽⁸⁾ / ADC_IN3/TIM2_CH4 ⁽⁸⁾ | |
| - | 18 | 27 | - | V_{SS_4} | S | | V_{SS_4} | | |



Table 4. Medium-density STM32F101xx pin definitions (continued)

| | Pin | าร | | | | (2) | | Alternate functions ⁽³⁾⁽⁴⁾ | |
|---------------------|--------|---------|----------|-------------------|---------------------|----------------------------|--|--|----------|
| LQFP48/ VFQFPN48 | LQFP64 | LQFP100 | VFQFPN36 | Pin name | Type ⁽¹⁾ | I / O level ⁽²⁾ | Main function ⁽³⁾ (after reset) | Default | Remap |
| - | 19 | 28 | - | V_{DD_4} | S | | V_{DD_4} | | |
| 14 | 20 | 29 | 11 | PA4 | I/O | | PA4 | SPI1_NSS ⁽⁸⁾ /ADC_IN4 USART2_CK ⁽⁸⁾ / | |
| 15 | 21 | 30 | 12 | PA5 | I/O | | PA5 | SPI1_SCK ⁽⁸⁾ /ADC_IN5 | |
| 16 | 22 | 31 | 13 | PA6 | I/O | | PA6 | SPI1_MISO ⁽⁸⁾ /ADC_IN6 TIM3_CH1 ⁽⁸⁾ | |
| 17 | 23 | 32 | 14 | PA7 | I/O | | PA7 | SPI1_MOSI ⁽⁸⁾ /ADC_IN7 TIM3_CH2 ⁽⁸⁾ | |
| - | 24 | 33 | | PC4 | I/O | | PC4 | ADC_IN14 | |
| - | 25 | 34 | | PC5 | I/O | | PC5 | ADC_IN15 | |
| 18 | 26 | 35 | 15 | PB0 | I/O | | PB0 | ADC_IN8/TIM3_CH3 ⁽⁸⁾ | |
| 19 | 27 | 36 | 16 | PB1 | I/O | | PB1 | ADC_IN9/TIM3_CH4 ⁽⁸⁾ | |
| 20 | 28 | 37 | 17 | PB2 | I/O | FT | PB2/BOOT1 | | |
| - | | 38 | - | PE7 | I/O | FT | PE7 | | |
| - | - | 39 | - | PE8 | I/O | FT | PE8 | | |
| - | | 40 | - | PE9 | I/O | FT | PE9 | | |
| - | | 41 | - | PE10 | I/O | FT | PE10 | | |
| - | | 42 | - | PE11 | I/O | FT | PE11 | | |
| - | 1 | 43 | 1 | PE12 | I/O | F | PE12 | | |
| - | 1 | 44 | - | PE13 | I/O | FT | PE13 | | |
| - | - | 45 | - | PE14 | I/O | FT | PE14 | | |
| - | 1 | 46 | 1 | PE15 | I/O | F | PE15 | | |
| 21 | 29 | 47 | 1 | PB10 | I/O | FT | PB10 | I2C2_SCL/ USART3_TX ⁽⁸⁾ | TIM2_CH3 |
| 22 | 30 | 48 | - | PB11 | I/O | FT | PB11 | I2C2_SDA/ USART3_RX ⁽⁸⁾ | TIM2_CH4 |
| 23 | 31 | 49 | 18 | V _{SS_1} | S | | V _{SS_1} | | |
| 24 | 32 | 50 | 19 | V _{DD_1} | S | | V _{DD_1} | | |
| 25 | 33 | 51 | - | PB12 | I/O | FT | PB12 | SPI2_NSS / I2C2_SMBA / USART3_CK ⁽⁸⁾ | |
| 26 | 34 | 52 | - | PB13 | I/O | FT | PB13 | SPI2_SCK/ USART3_CTS ⁽⁸⁾ | |
| 27 | 35 | 53 | - | PB14 | I/O | FT | PB14 | SPI2_MISO/ USART3_RTS ⁽⁸⁾ | |
| 28 | 36 | 54 | - | PB15 | I/O | FT | PB15 | SPI2_MOSI | |

577

Doc ID 13586 Rev 14

25/87

Table 4. Medium-density STM32F101xx pin definitions (continued)

| | Pins | | | - | 3 | | | Alternate funct | | |
|---------------------|--------|---------|----------|-------------------|---------------------|--------------------------|--|--------------------------|---------------------------------|--|
| LQFP48/ VFQFPN48 | LQFP64 | LQFP100 | VFQFPN36 | Pin name | Type ⁽¹⁾ | / O level ⁽²⁾ | Main function ⁽³⁾ (after reset) | Default | Remap | |
| - | - | 55 | - | PD8 | I/O | FT | PD8 | | USART3_TX | |
| - | | 56 | - | PD9 | I/O | FT | PD9 | | USART3_RX | |
| - | | 57 | - | PD10 | I/O | FT | PD10 | | USART3_CK | |
| - | 1 | 58 | 1 | PD11 | I/O | F | PD11 | | USART3_CTS | |
| - | 1 | 59 | 1 | PD12 | I/O | FT | PD12 | | TIM4_CH1 / USART3_RTS | |
| - | - | 60 | - | PD13 | I/O | FT | PD13 | | TIM4_CH2 | |
| - | - | 61 | - | PD14 | I/O | FT | PD14 | | TIM4_CH3 | |
| - | - | 62 | - | PD15 | I/O | FT | PD15 | | TIM4_CH4 | |
| - | 37 | 63 | - | PC6 | I/O | FT | PC6 | | TIM3_CH1 | |
| | 38 | 64 | - | PC7 | I/O | FT | PC7 | | TIM3_CH2 | |
| | 39 | 65 | - | PC8 | I/O | FT | PC8 | | TIM3_CH3 | |
| - | 40 | 66 | - | PC9 | I/O | FT | PC9 | | TIM3_CH4 | |
| 29 | 41 | 67 | 20 | PA8 | I/O | FT | PA8 | USART1_CK/MCO | | |
| 30 | 42 | 68 | 21 | PA9 | I/O | FT | PA9 | USART1_TX ⁽⁸⁾ | | |
| 31 | 43 | 69 | 22 | PA10 | I/O | FT | PA10 | USART1_RX ⁽⁸⁾ | | |
| 32 | 44 | 70 | 23 | PA11 | I/O | FT | PA11 | USART1_CTS | | |
| 33 | 45 | 71 | 24 | PA12 | I/O | FT | PA12 | USART1_RTS | | |
| 34 | 46 | 72 | 25 | PA13 | I/O | FT | JTMS-SWDIO | | PA13 | |
| - | - | 73 | - | | | No | ot connected | | | |
| 35 | 47 | 74 | 26 | V _{SS_2} | S | | V _{SS_2} | | | |
| 36 | 48 | 75 | 27 | V _{DD_2} | S | | V _{DD_2} | | | |
| 37 | 49 | 76 | 28 | PA14 | I/O | FT | JTCK/SWCLK | | PA14 | |
| 38 | 50 | 77 | 29 | PA15 | I/O | FT | JTDI | | TIM2_CH1_ETR/ PA15/ SPI1_NSS | |
| - | 51 | 78 | | PC10 | I/O | FT | PC10 | | USART3_TX | |
| - | 52 | 79 | | PC11 | I/O | FT | PC11 | | USART3_RX | |
| - | 53 | 80 | | PC12 | I/O | FT | PC12 | | USART3_CK | |
| 5 | 5 | 81 | 2 | PD0 | I/O | FT | OSC_IN ⁽⁷⁾ | | | |
| 6 | 6 | 82 | 3 | PD1 | I/O | FT | OSC_OUT ⁽⁷⁾ | | | |
| | 54 | 83 | - | PD2 | I/O | FT | PD2 | TIM3_ETR | | |
| - | - | 84 | - | PD3 | I/O | FT | PD3 | | USART2_CTS | |
| - | - | 85 | - | PD4 | I/O | FT | PD4 | | USART2_RTS | |



Alternate functions(3)(4) **Pins** level⁽²⁾ Type⁽¹⁾ Main VFQFPN48 VFQFPN36 -QFP100 function⁽³⁾ LQFP48/ LQFP64 Pin name 0 **Default** (after reset) Remap 86 FT PD5 I/O PD5 USART2 TX PD6 I/O FT PD6 USART2_RX 87 88 PD7 I/O FT PD7 USART2 CK TIM2_CH2 / PB3 39 55 89 30 PB3 I/O FT **JTDO TRACESWO** SPI1_SCK PB4 / TIM3 CH1 40 56 90 31 PB4 I/O FT **JNTRST** SPI1_MISO TIM3_CH2 / PB5 I/O PB5 I2C1_SMBAI 41 57 91 32 SPI1_MOSI I2C1_SCL⁽⁸⁾/ 42 58 92 33 PB6 I/O FT PB6 USART1_TX TIM4_CH1 (8) I2C1_SDA(8)/ 59 93 34 P_B7 I/O P_B7 43 FT USART1_RX TIM4_CH2 (8) 44 60 94 35 BOOT0 Ι BOOT0 TIM4_CH3 (8) PB8 I/O 45 61 95 _ FT PB8 I2C1_SCL TIM4 CH4 (8) 96 PR9 I/O PR9 I2C1_SDA 46 62 _ FT PE0 -97 -I/O FT PF0 TIM4_ETR PE₁ I/O PE₁ 98 FT 47 63 99 36 V_{SS_3} S V_{SS 3} 48 100 1 S V_{DD_3} $V_{DD\ 3}$

Table 4. Medium-density STM32F101xx pin definitions (continued)

- 3. Function availability depends on the chosen device. For devices having reduced peripheral counts, it is always the lower number of peripherals that is included. For example, if a device has only one SPI, two USARTs and two timers, they will be called SPI1, USART1 & USART2 and TIM2 & TIM 3, respectively. Refer to *Table 2 on page 11*.
- 4. If several peripherals share the same I/O pin, to avoid conflict between these alternate functions only one peripheral should be enabled at a time through the peripheral clock enable bit (in the corresponding RCC peripheral clock enable register).
- PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these IOs must not be used as a current source (e.g. to drive an LED).
- 6. Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the Battery backup domain and BKP register description sections in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com.
- 7. The pins number 2 and 3 in the VFQFPN36 package, and 5 and 6 in the LQFP48 and LQFP64 packages are configured as OSC_IN/OSC_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100 package, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual. The use of PD0 and PD1 in output mode is limited as they can only be used at 50 MHz in output mode.
- 8. This alternate function can be remapped by software to some other port pins (if available on the used package). For more details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com.




^{1.} I = input, O = output, S = supply, HiZ = high impedance.

^{2.} FT= 5 V tolerant.

Memory mapping 4

The memory map is shown in Figure 8.

Figure 8. **Memory map**



5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 3.3$ V (for the 2 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 9.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 10*.

Figure 9. Pin loading conditions

Figure 10. Pin input voltage

STM32F10xxx pin


STM32F10xxx pin

ai14123b

ai14124b

5.1.6 Power supply scheme

Figure 11. Power supply scheme




Caution: In Figure 11, the 4.7 μ F capacitor must be connected to V_{DD3} .

577

5.1.7 Current consumption measurement

Figure 12. Current consumption measurement scheme



5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 5: Voltage characteristics*, *Table 6: Current characteristics*, and *Table 7: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 5. Voltage characteristics

| Symbol | Ratings | Min | Max | Unit |
|---------------------------------------|---|-----------------------|---|------|
| V _{DD} - V _{SS} | External main supply voltage (including V_{DDA} and V_{DD}) ⁽¹⁾ | -0.3 | 4.0 | |
| V _{IN} ⁽²⁾ | Input voltage on five volt tolerant pin | V _{SS} – 0.3 | V _{DD} + 4.0 | V |
| VIN' | Input voltage on any other pin | V _{SS} - 0.3 | 4.0 | |
| I∆V _{DDx} I | Variations between different V _{DD} power pins | | 50 | |
| IV _{SSX} – V _{SS} I | Variations between all the different ground pins | | 50 | mV |
| V _{ESD(HBM)} | Electrostatic discharge voltage (human body model) | | 3.11: Absolute ngs (electrical itivity) | |

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} V_{IN} maximum must always be respected. Refer to *Table 6: Current characteristics* for the maximum allowed injected current values.

-5/+0

± 5

± 25

| Symbol | Ratings | Max. | Unit |
|------------------|--|------|------|
| I_{VDD} | Total current into V _{DD} /V _{DDA} power lines (source) ⁽¹⁾ | 150 | |
| I _{VSS} | Total current out of V _{SS} ground lines (sink) ⁽¹⁾ | 150 | |
| | Output current sunk by any I/O and control pin | 25 | |
| IO | Output current source by any I/Os and control pin | - 25 | mA |

Table 6. Current characteristics

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

Total injected current (sum of all I/O and control pins)(5)

Injected current on five volt tolerant pins(3)

Injected current on any other pin⁽⁴⁾

- 2. Negative injection disturbs the analog performance of the device. See note in Section 5.3.17: 12-bit ADC characteristics.
- 3. Positive injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 5: Voltage characteristics* for the maximum allowed input voltage
- A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 5: Voltage characteristics* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the
 positive and negative injected currents (instantaneous values).

Table 7. Thermal characteristics

| Symbol | Ratings | Value | Unit | |
|------------------|------------------------------|-------------|------|--|
| T _{STG} | Storage temperature range | -65 to +150 | °C | |
| T _J | Maximum junction temperature | 150 | °C | |

5.3 Operating conditions

I_{INJ(PIN)}⁽²⁾

 $\Sigma I_{INJ(PIN)}$

5.3.1 General operating conditions

Table 8. General operating conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
|---------------------------------|---|-----------------------------------|-----|-----|------|
| f _{HCLK} | Internal AHB clock frequency | | 0 | 36 | |
| f _{PCLK1} | Internal APB1 clock frequency | | 0 | 36 | MHz |
| f _{PCLK2} | Internal APB2 clock frequency | | 0 | 36 | |
| V _{DD} | Standard operating voltage | | 2 | 3.6 | V |
| V _{DDA} ⁽¹⁾ | Analog operating voltage (ADC not used) | Must be the same potential | 2 | 3.6 | V |
| V DDA` ′ | Analog operating voltage (ADC used) | as V _{DD} ⁽²⁾ | 2.4 | 3.6 | V |
| V _{BAT} | Backup operating voltage | | 1.8 | 3.6 | V |



Symbol Conditions Min Max Unit **Parameter** LQFP100 434 LQFP64 444 Power dissipation at $T_A =$ P_D mW 85 °C⁽³⁾ LQFP48 363 VFQFPN36 1000 85 ٥С Maximum power dissipation -40 TΑ Ambient temperature Low power dissipation⁽⁴⁾ -40 105 °C TJ -40 105 °C Junction temperature range

Table 8. General operating conditions (continued)

5.3.2 Operating conditions at power-up / power-down

Subject to general operating conditions for T_A.

Table 9. Operating conditions at power-up / power-down

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|--------------------------------|------------|-----|----------|-------|
| 1 | V _{DD} rise time rate | | 0 | ∞ | μs/V |
| t _{VDD} | V _{DD} fall time rate | | 20 | 8 | μ5/ ۷ |

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 10* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

^{1.} When the ADC is used, refer to Table 42: ADC characteristics.

^{2.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and operation.

^{3.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see *Table 6.2: Thermal characteristics on page 77*).

In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_Jmax (see Table 6.2: Thermal characteristics on page 77).

Table 10. Embedded reset and power control block characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------------|---|-----------------------------|--------------------|------|------|------|
| | | PLS[2:0]=000 (rising edge) | 2.1 | 2.18 | 2.26 | V |
| | | PLS[2:0]=000 (falling edge) | 2 | 2.08 | 2.16 | V |
| | | PLS[2:0]=001 (rising edge) | 2.19 | 2.28 | 2.37 | V |
| | | PLS[2:0]=001 (falling edge) | 2.09 | 2.18 | 2.27 | V |
| | | PLS[2:0]=010 (rising edge) | 2.28 | 2.38 | 2.48 | V |
| | | PLS[2:0]=010 (falling edge) | 2.18 | 2.28 | 2.38 | V |
| | | PLS[2:0]=011 (rising edge) | 2.38 | 2.48 | 2.58 | V |
| N/ | Programmable voltage detector level selection | PLS[2:0]=011 (falling edge) | 2.28 | 2.38 | 2.48 | V |
| V_{PVD} | | PLS[2:0]=100 (rising edge) | 2.47 | 2.58 | 2.69 | V |
| | | PLS[2:0]=100 (falling edge) | 2.37 | 2.48 | 2.59 | V |
| | | PLS[2:0]=101 (rising edge) | 2.57 | 2.68 | 2.79 | V |
| | | PLS[2:0]=101 (falling edge) | 2.47 | 2.58 | 2.69 | V |
| | | PLS[2:0]=110 (rising edge) | 2.66 | 2.78 | 2.9 | V |
| | | PLS[2:0]=110 (falling edge) | 2.56 | 2.68 | 2.8 | V |
| | | PLS[2:0]=111 (rising edge) | 2.76 | 2.88 | 3 | V |
| | | PLS[2:0]=111 (falling edge) | 2.66 | 2.78 | 2.9 | V |
| V _{PVDhyst} ⁽²⁾ | PVD hysteresis | | | 100 | | mV |
| | Power on/power down | Falling edge | 1.8 ⁽¹⁾ | 1.88 | 1.96 | V |
| V _{POR/PDR} | reset threshold | Rising edge | 1.84 | 1.92 | 2.0 | V |
| V _{PDRhyst} ⁽²⁾ | PDR hysteresis | | | 40 | | mV |
| t _{RSTTEMPO} ⁽²⁾ | Reset temporization | | 1.5 | 2.5 | 4.5 | ms |

^{1.} The product behavior is guaranteed by design down to the minimum $V_{\mbox{\scriptsize POR/PDR}}$ value.

^{2.} Guaranteed by design, not tested in production.

5.3.4 Embedded reference voltage

The parameters given in *Table 11* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

Table 11. Embedded internal reference voltage

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------------------|---|----------------------------------|------|------|---------------------|------------|
| V _{REFINT} | Internal reference voltage | -40 °C < T _A < +85 °C | 1.16 | 1.20 | 1.24 | V |
| T _{S_vrefint} (1) | ADC sampling time when reading the internal reference voltage | | | 5.1 | 17.1 ⁽²⁾ | μs |
| V _{RERINT} ⁽²⁾ | Internal reference voltage spread over the temperature range | V _{DD} = 3 V ±10 mV | | | 10 | mV |
| T _{Coeff} ⁽²⁾ | Temperature coefficient | | | | 100 | ppm/ °C |

^{1.} Shortest sampling time can be determined in the application by multiple iterations.

5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 12: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code.

Maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except if it is explicitly mentioned
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 36 MHz)
- Prefetch in on (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled f_{PCLK1} = f_{HCLK/2}, f_{PCLK2} = f_{HCLK}

The parameters given in *Table 12* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

^{2.} Guaranteed by design, not tested in production.

Table 12. Maximum current consumption in Run mode, code with data processing running from Flash

| Symbol | Parameter | Conditions | f | Max ⁽¹⁾ | Unit | |
|--------|----------------------------|--|-------------------|------------------------|-------|--|
| Symbol | Farameter | Conditions | f _{HCLK} | T _A = 85 °C | Oille | |
| | | | 36 MHz | 28.6 | | |
| | Supply current in Run mode | External clock ⁽²⁾ , all peripherals enabled | 24 MHz | 19.9 | - mA | |
| | | | 16 MHz | 14.7 | | |
| 1 | | | 8 MHz | 8.6 | | |
| IDD | | External clock ⁽⁴⁾ , all peripherals Disabled | 36 MHz | 19.8 | | |
| | | | 24 MHz | 13.9 | | |
| | | | 16 MHz | 10.7 | | |
| | | | 8 MHz | 6.8 | | |

^{1.} Based on characterization, not tested in production.

Table 13. Maximum current consumption in Run mode, code with data processing running from RAM

| Symbol | Parameter | Conditions | • | Max ⁽¹⁾ | Unit |
|-----------------|-------------------------------|---|-------------------|------------------------|-------|
| Symbol | raiailletei | Conditions | f _{HCLK} | T _A = 85 °C | Offic |
| | | External clock ⁽²⁾ , all peripherals enabled | 36 MHz | 24 | mA |
| | Supply current in Run mode | | 24 MHz | 17.5 | |
| | | | 16 MHz | 12.5 | |
| | | | 8 MHz | 7.5 | |
| I _{DD} | | External clock ⁽²⁾ all peripherals disabled | 36 MHz | 16 | |
| | | | 24 MHz | 11.5 | |
| | | | 16 MHz | 8.5 | |
| | | | 8 MHz | 5.5 | |

^{1.} Based on characterization, tested in production at $V_{\mbox{\scriptsize DD}}$ max, $f_{\mbox{\scriptsize HCLK}}$ max.

^{2.} External clock is 8 MHz and PLL is on when $f_{HCLK} > 8$ MHz.

^{2.} External clock is 8 MHz and PLL is on when $f_{HCLK} > 8$ MHz.





Figure 13. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled






Table 14. Maximum current consumption in Sleep mode, code running from Flash or RAM

| Symbol | Parameter | Conditions | | Max ⁽¹⁾ | Unit | |
|--------|-------------------|-------------------------------------|-------------------|------------------------|------|--|
| Symbol | Parameter | Conditions | f _{HCLK} | T _A = 85 °C | Oill | |
| | | External clock ⁽²⁾ all | | 36 MHz | 15.5 | |
| | | | 24 MHz | 11.5 | | |
| | | | 16 MHz | 8.5 | | |
| | Supply current in | | 8 MHz | 5.5 | Л | |
| 'DD | | | 36 MHz | 5 | mA | |
| | | External clock ⁽²⁾ , all | 24 MHz | 4.5 | | |
| | | peripherals disabled | 16 MHz | 4 | | |
| | | | 8 MHz | 3 | | |

- 1. Based on characterization, tested in production at V_{DD} max and f_{HCLK} max with peripherals enabled.
- 2. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.

Table 15. Typical and maximum current consumptions in Stop and Standby modes

| | | | | Typ ⁽¹⁾ | | Max | |
|----------------------|------------------------------|--|--|--|--|---------------------------------------|------|
| Symbol | Parameter | Conditions | V _{DD} /V _{BAT} = 2.0 V | V _{DD} /V _{BAT} = 2.4 V | V _{DD} /V _{BAT} = 3.3 V | T _A = 85 °C ⁽²⁾ | Unit |
| | Supply current | Regulator in Run mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog) | - | 23.5 | 24 | 200 | |
| I _{DD} | in Stop mode | Regulator in Low-Power mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog) | - | 13.5 | 14 | 180 | |
| -00 | | Low-speed internal RC oscillator and independent watchdog ON | - | 2.6 | 3.4 | - | μΑ |
| | in Standby | Low-speed internal RC oscillator ON, independent watchdog OFF | - | 2.4 | 3.2 | - | |
| | mode | Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF | - | 1.7 | 2 | 4 | |
| I _{DD_VBAT} | Backup domain supply current | Low-speed oscillator and RTC ON | 0.9 | 1.1 | 1.4 | 1.9 | |

^{1.} Typical values are measured at T_A = 25 °C.

^{2.} Based on characterization, not rested in production.

Figure 15. Typical current consumption on V_{BAT} with RTC on versus temperature at different V_{BAT} values




Figure 16. Typical current consumption in Stop mode with regulator in Run mode versus temperature at V_{DD} = 3.3 V and 3.6 V




Figure 17. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at V_{DD} = 3.3 V and 3.6 V





Figure 18. Typical current consumption in Standby mode versus temperature at V_{DD} = 3.3 V and 3.6 V



Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except if it is explicitly mentioned
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 36 MHz)
- Prefetch is on (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled $f_{PCLK1} = f_{HCLK/4}$, $f_{PCLK2} = f_{HCLK/2}$, $f_{ADCCLK} = f_{PCLK2}/4$

The parameters given in *Table 16* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

Table 16. Typical current consumption in Run mode, code with data processing running from Flash

| | | | | Typ ⁽¹⁾ | Typ ⁽¹⁾ | | |
|-----------------|------------------------|-------------------------------|-------------------|---|--------------------------|------|--|
| Symbol | Parameter | Conditions | f _{HCLK} | All peripherals enabled ⁽²⁾ | All peripherals disabled | Unit | |
| | | | | 36 MHz | 19 | 14.8 | |
| | | | 24 MHz | 12.9 | 10.1 | | |
| | | | 16 MHz | 9.3 | 7.4 | | |
| | | | 8 MHz | 5.5 | 4.6 | | |
| | | External clock ⁽³⁾ | 4 MHz | 3.3 | 2.8 | | |
| | | olook. | | 2 MHz | 2.2 | 1.9 | |
| | | | 1 MHz | 1.6 | 1.45 | | |
| | | | 500 kHz | 1.3 | 1.25 | | |
| | Supply | | 125 kHz | 1.08 | 1.06 | mA | |
| I _{DD} | current in Run mode | | 36 MHz | 18.3 | 14.1 | mA | |
| | | | 24 MHz | 12.2 | 9.5 | | |
| | | Running on high speed | 16 MHz | 8.5 | 6.8 | | |
| | | internal RC | 8 MHz | 4.9 | 4 | | |
| | | (HSI), AHB prescaler | 4 MHz | 2.7 | 2.2 | | |
| | | used to | 2 MHz | 1.6 | 1.4 | | |
| | | reduce the frequency | 1 MHz | 1.02 | 0.9 | | |
| | | , , | 500 kHz | 0.73 | 0.67 | | |
| | | | 125 kHz | 0.5 | 0.48 | | |

^{1.} Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.



^{2.} Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

^{3.} External clock is 8 MHz and PLL is on when $f_{HCLK} > 8$ MHz.

42/87

Table 17. Typical current consumption in Sleep mode, code running from Flash or RAM

| | | | | Typ ⁽¹⁾ | Typ ⁽¹⁾ | |
|-----------------|-------------------|-------------------------------|-------------------|--|--------------------------|------|
| Symbol | Parameter | Conditions | f _{HCLK} | All peripherals enabled ⁽²⁾ | All peripherals disabled | Unit |
| | | | 36 MHz | 7.6 | 3.1 | |
| | | External clock ⁽³⁾ | 24 MHz | 5.3 | 2.3 | |
| | | | 16 MHz | 3.8 | 1.8 | |
| | | | 8 MHz | 2.1 | 1.2 | |
| | | | 4 MHz | 1.6 | 1.1 | |
| | | | 2 MHz | 1.3 | 1 | |
| | | | 1 MHz | 1.11 | 0.98 | |
| | | | 500 kHz | 1.04 | 0.96 | |
| | Supply current in | | 125 kHz | 0.98 | 0.95 | mA |
| I _{DD} | Sleep mode | | 36 MHz | 7 | 2.5 | mA |
| | | | 24 MHz | 4.8 | 1.8 | |
| | | Running on High | 16 MHz | 3.2 | 1.2 | |
| | | Speed Internal RC | 8 MHz | 1.6 | 0.6 | |
| | | (HSI), AHB prescaler used to | 4 MHz | 1 | 0.5 | |
| | | T | 2 MHz | 0.72 | 0.47 | |
| | | | 1 MHz | 0.56 | 0.44 | |
| | | | 500 kHz | 0.49 | 0.42 | |
| | | | 125 kHz | 0.43 | 0.41 | |

^{1.} Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

Doc ID 13586 Rev 14

^{2.} Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

^{3.} External clock is 8 MHz and PLL is on when $f_{HCLK} > 8$ MHz.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 18*. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- ambient operating temperature and V_{DD} supply voltage conditions summarized in Table 5.

Table 18. Peripheral current consumption

| | Peripheral | Typical consumption at 25 °C ⁽¹⁾ | Unit |
|------|---------------------|---|------|
| | TIM2 | 0.6 | |
| | TIM3 | 0.6 | |
| | TIM4 | 0.6 | |
| APB1 | SPI2 | 0.08 | |
| AFDI | USART2 | 0.21 | |
| | USART3 | 0.21 | |
| | I2C1 | 0.18 | |
| | I2C2 | 0.18 | mA |
| | GPIO A | 0.21 | IIIA |
| | GPIO B | 0.21 | |
| | GPIO C | 0.21 | |
| APB2 | GPIO D | 0.21 | |
| AFD2 | GPIO E | 0.21 | |
| | ADC1 ⁽²⁾ | 1.4 | |
| | SPI1 | 0.24 | |
| | USART1 | 0.35 | |

^{1.} $f_{HCLK} = 36$ MHz, $f_{APB1} = f_{HCLK}/2$, $f_{APB2} = f_{HCLK}$, default prescaler value for each peripheral.

5.3.6 External clock source characteristics

High-speed external user clock generated from an external source

The characteristics given in *Table 19* result from tests performed using an high-speed external clock source, and under the ambient temperature and supply voltage conditions summarized in *Table 8*.



Specific conditions for ADC: f_{HCLK} = 28 MHz, f_{APB1} = f_{HCLK}/2, f_{APB2} = f_{HCLK}, f_{ADCCLK} = f_{APB2}/2, ADON bit in the ADC_CR2 register is set to 1.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---|---|----------------------------------|--------------------|-----|--------------------|------|
| f _{HSE_ext} | User external clock source frequency ⁽¹⁾ | | 1 | 8 | 25 | MHz |
| V _{HSEH} | OSC_IN input pin high level voltage | | 0.7V _{DD} | | V_{DD} | V |
| V _{HSEL} | OSC_IN input pin low level voltage | | V_{SS} | | 0.3V _{DD} | V |
| $\begin{array}{c} t_{\text{W(HSE)}} \\ t_{\text{W(HSE)}} \end{array}$ | OSC_IN high or low time ⁽¹⁾ | | 5 | | | ns |
| t _{r(HSE)} t _{f(HSE)} | OSC_IN rise or fall time ⁽¹⁾ | | | | 20 | 113 |
| C _{in(HSE)} | OSC_IN input capacitance ⁽¹⁾ | | | 5 | | pF |
| DuCy _(HSE) | Duty cycle | | 45 | | 55 | % |
| ΙL | OSC_IN Input leakage current | $V_{SS} \leq V_{IN} \leq V_{DD}$ | | | ±1 | μΑ |

Table 19. High-speed external user clock characteristics

Low-speed external user clock generated from an external source

The characteristics given in *Table 20* result from tests performed using an low-speed external clock source, and under the ambient temperature and supply voltage conditions summarized in *Table 8*.

Table 20. Low-speed external user clock characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|---|--------------------------------|--------------------|--------|--------------------|------|
| f _{LSE_ext} | User external clock source frequency ⁽¹⁾ | | | 32.768 | 1000 | kHz |
| V _{LSEH} | OSC32_IN input pin high level voltage | | 0.7V _{DD} | | V _{DD} | V |
| V _{LSEL} | OSC32_IN input pin low level voltage | | V _{SS} | | 0.3V _{DD} | V |
| t _{w(LSE)} | OSC32_IN high or low time ⁽¹⁾ | | 450 | | | ns |
| t _{r(LSE)} | OSC32_IN rise or fall time ⁽¹⁾ | | | | 50 | 115 |
| C _{in(LSE)} | OSC32_IN input capacitance ⁽¹⁾ | | | 5 | | pF |
| DuCy _(LSE) | Duty cycle | | 30 | | 70 | % |
| IL | OSC32_IN Input leakage current | $V_{SS} \le V_{IN} \le V_{DD}$ | | | ±1 | μΑ |

^{1.} Guaranteed by design, not tested in production.

^{1.} Guaranteed by design, not tested in production.





Figure 19. High-speed external clock source AC timing diagram

Figure 20. Low-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 21*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).


| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------------------|--|--|-----|-----|-----|------|
| f _{OSC_IN} | Oscillator frequency | | 4 | 8 | 16 | MHz |
| R _F | Feedback resistor | | | 200 | | kΩ |
| С | Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) ⁽³⁾ | $R_S = 30 \Omega$ | | 30 | | pF |
| i ₂ | HSE driving current | $V_{DD} = 3.3 \text{ V}, V_{IN} = V_{SS}$ with 30 pF load | | | 1 | mA |
| 9 _m | Oscillator transconductance | Startup | 25 | | | mA/V |
| t _{SU(HSE)} ⁽⁴⁾ | Startup time | V _{DD} is stabilized | | 2 | | ms |

Table 21. HSE 4-16 MHz oscillator characteristics⁽¹⁾⁽²⁾

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Based on characterization, not tested in production.
- 3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 21*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Figure 21. Typical application with an 8 MHz crystal



1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 22*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal



resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 22. LSE oscillator characteristics $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$ (2)

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|-------------------------------------|---|---|-------------------------|-----|-----|-----|---------------|
| R _F | Feedback resistor | | | | 5 | | MΩ |
| С | Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) | R _S = 30 KΩ | | | | 15 | pF |
| l ₂ | LSE driving current | $V_{DD} = 3.3 \text{ V}$ $V_{IN} = V_{SS}$ | | | | 1.4 | μΑ |
| g _m | Oscillator transconductance | | | 5 | | | μ A /V |
| | | | $T_A = 50 ^{\circ}C$ | | 1.5 | | |
| | | | T _A = 25 °C | | 2.5 | | |
| | | | T _A = 10 °C | | 4 | | |
| . (3) | Startup time | V _{DD} is | T _A = 0 °C | | 6 | | |
| t _{SU(LSE)} ⁽³⁾ | Startup time | stabilized | T _A = -10 °C | | 10 | | S |
| | | | T _A = -20 °C | | 17 | | |
| | | | T _A = -30 °C | | 32 | | |
| | | | T _A = -40 °C | | 60 | | |

- 1. Based on characterization, not tested in production.
- 2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers"
- t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note:

For C_{L1} and C_{L2} it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator. C_{L1} and C_{L2} , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} .

Load capacitance C_L has the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{stray} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution:

To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \le 7$ pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if you choose a resonator with a load capacitance of $C_L = 6$ pF, and $C_{stray} = 2$ pF, then $C_{L1} = C_{L2} = 8$ pF.

Resonator with integrated capacitors

CL1

OSC32_IN

Bias controlled gain

STM32F10xxx

ai14129b

Figure 22. Typical application with a 32.768 kHz crystal

5.3.7 Internal clock source characteristics

The parameters given in *Table 23* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

High-speed internal (HSI) RC oscillator

Table 23. HSI oscillator characteristics⁽¹⁾

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|-------------------------------------|----------------------------------|--------------------------------------|--|------|-----|------------------|------|
| f _{HSI} | Frequency | | | | 8 | | MHz |
| DuCy _(HSI) | Duty cycle | | | 45 | | 55 | % |
| | | User-trimmed register ⁽²⁾ | User-trimmed with the RCC_CR register ⁽²⁾ | | | 1 ⁽³⁾ | % |
| | Accuracy of the HSI | the HSI | $T_A = -40 \text{ to } 105 ^{\circ}\text{C}$ | -2 | | 2.5 | % |
| ACC _{HSI} | oscillator | Factory- | $T_A = -10 \text{ to } 85 ^{\circ}\text{C}$ | -1.5 | | 2.2 | % |
| | | calibrated ⁽⁴⁾ | T _A = 0 to 70 °C | -1.3 | | 2 | % |
| | | | T _A = 25 °C | -1.1 | | 1.8 | % |
| t _{su(HSI)} ⁽⁴⁾ | HSI oscillator startup time | | | 1 | | 2 | μs |
| I _{DD(HSI)} ⁽⁴⁾ | HSI oscillator power consumption | | | | 80 | 100 | μΑ |

^{1.} V_{DD} = 3.3 V, T_A = -40 to 105 °C unless otherwise specified.

4. Based on characterization, not tested in production.

^{2.} Refer to application note AN2868 "STM32F10xxx internal RC oscillator (HSI) calibration" available from the ST website www.st.com.

^{3.} Guaranteed by design, not tested in production.

Low-speed internal (LSI) RC oscillator

Table 24. LSI oscillator characteristics (1)

| Symbol | Parameter | Min | Тур | Max | Unit |
|-------------------------------------|----------------------------------|-----|------|-----|------|
| f _{LSI} ⁽²⁾ | Frequency | 30 | 40 | 60 | kHz |
| t _{su(LSI)} ⁽³⁾ | LSI oscillator startup time | | | 85 | μs |
| I _{DD(LSI)} ⁽³⁾ | LSI oscillator power consumption | | 0.65 | 1.2 | μΑ |

- 1. $V_{DD} = 3 \text{ V}$, $T_A = -40 \text{ to } 85 \,^{\circ}\text{C}$ unless otherwise specified.
- 2. Based on characterization, not tested in production.
- 3. Guaranteed by design, not tested in production.

Wakeup time from low-power mode

The wakeup times given in *Table 25* are measured on a wakeup phase with an 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

Table 25. Low-power mode wakeup timings

| Symbol | Parameter | Тур | Unit |
|-------------------------------------|---|-----|------|
| t _{WUSLEEP} (1) | Wakeup from Sleep mode | 1.8 | μs |
| t _{WUSTOP} (1) | Wakeup from Stop mode (regulator in run mode) | 3.6 | 116 |
| WUSTOP` ′ | Wakeup from Stop mode (regulator in low-power mode) | 5.4 | μs |
| t _{WUSTDBY} ⁽¹⁾ | Wakeup from Standby mode | 50 | μs |

The wakeup times are measured from the wakeup event to the point at which the user application code reads the first instruction.

5.3.8 PLL characteristics

The parameters given in *Table 26* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

Table 26. PLL characteristics

| Symbol | Parameter | | Unit | | |
|----------------------|--------------------------------|--------------------|------|--------------------|-------|
| Symbol | | Min ⁽¹⁾ | Тур | Max ⁽¹⁾ | Oliit |
| | PLL input clock ⁽²⁾ | 1 | 8.0 | 25 | MHz |
| f _{PLL_IN} | PLL input clock duty cycle | 40 | | 60 | % |
| f _{PLL_OUT} | PLL multiplier output clock | 16 | | 36 | MHz |



Table 26. PLL characteristics

| Symbol | Parameter | | Unit | | |
|-------------------|-----------------------|--------------------|------|--------------------|-------|
| Symbol | Farameter | Min ⁽¹⁾ | Тур | Max ⁽¹⁾ | Offic |
| t _{LOCK} | PLL lock time | | | 200 | μs |
| Jitter | Cycle-to-cycle jitter | | | 300 | ps |

^{1.} Based on device characterization, not tested in production.

5.3.9 Memory characteristics

Flash memory

The characteristics are given at $T_A = -40$ to 85 °C unless otherwise specified.

Table 27. Flash memory characteristics

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Тур | Max ⁽¹⁾ | Unit |
|--------------------|-------------------------|---|--------------------|------|--------------------|------|
| t _{prog} | 16-bit programming time | $T_A = -40 \text{ to } +85 ^{\circ}\text{C}$ | 40 | 52.5 | 70 | μs |
| t _{ERASE} | Page (1 KB) erase time | $T_A = -40 \text{ to } +85 ^{\circ}\text{C}$ | 20 | | 40 | ms |
| t _{ME} | Mass erase time | $T_A = -40 \text{ to } +85 ^{\circ}\text{C}$ | 20 | | 40 | ms |
| | Supply current | Read mode f _{HCLK} = 36 MHz with 1 wait state, V _{DD} = 3.3 V | | | 20 | mA |
| I _{DD} | | Write / Erase modes f _{HCLK} = 36 MHz, V _{DD} = 3.3 V | | | 5 | mA |
| | | Power-down mode / Halt, V _{DD} = 3.0 to 3.6 V | | | 50 | μΑ |
| V _{prog} | Programming voltage | | 2 | | 3.6 | V |

^{1.} Guaranteed by design, not tested in production.

Table 28. Flash memory endurance and data retention

| Symbol | Parameter | Conditions | | Value | | |
|------------------|----------------|--|--------------------|-------|-----|---------|
| Symbol | raiailletei | Conditions | Min ⁽¹⁾ | Тур | Max | Unit |
| N _{END} | Endurance | $T_A = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}$ | 10 | | | kcycles |
| + | Data retention | T _A = 85 °C, 1 kcycle ⁽²⁾ | 30 | | | Years |
| TRET I | Data retention | $T_A = 55 ^{\circ}\text{C}, 10 \text{kcycle}^{(2)}$ | 20 | | | icais |

^{1.} Based on characterization not tested in production.

5.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL OUT}.

^{2.} Cycling performed over the whole temperature range.

Functional EMS (Electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 29*. They are based on the EMS levels and classes defined in application note AN1709.

Table 29. EMS characteristics

| Symbol | Parameter | Conditions | Level/Class |
|-------------------|---|--|-------------|
| V _{FESD} | Voltage limits to be applied on any I/O pin to induce a functional disturbance | $V_{DD} = 3.3 \text{ V}, T_{A} = +25 ^{\circ}\text{C},$ $f_{HCLK} = 36 \text{ MHz}$ conforms to IEC 61000-4-2 | 2B |
| V _{EFTB} | Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance | $V_{DD} = 3.3$ V, $T_{A} = +25$ °C, $f_{HCLK} = 36$ MHz conforms to IEC 61000-4-4 | 4A |

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pre qualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second. To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).



Doc ID 13586 Rev 14

51/87

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device is monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC61967-2 standard which specifies the test board and the pin loading.

Table 30. EMI characteristics

| Symbol | Parameter | Conditions | Monitored frequency band | Max vs. [f _{HSE} /f _{HCLK}] 8/36 MHz | Unit |
|-----------------------------|-------------|---|--------------------------|--|------|
| | | $\begin{array}{c} V_{DD} = 3.3 \text{ V, } T_{A} = 25 \text{ °C, } \\ LQFP100 \text{ package} \\ \text{compliant with} \end{array}$ | 0.1 MHz to 30 MHz | 7 | |
| | Dealthand | | 30 MHz to 130 MHz | 8 | dΒμV |
| S _{EMI} Peak level | Peak level | | 130 MHz to 1GHz | 13 | |
| | IEC 61967-2 | SAE EMI Level | 3.5 | - | |

5.3.11 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 31. ESD absolute maximum ratings

| Symbol | Ratings | Conditions | Class | Maximum value ⁽¹⁾ | Unit |
|-----------------------|---|---|-------|------------------------------|------|
| V _{ESD(HBM)} | Electrostatic discharge voltage (human body model) | T _A = +25 °C conforming to JESD22-A114 | 2 | 2000 | V |
| V _{ESD(CDM)} | Electrostatic discharge voltage (charge device model) | T _A = +25 °C conforming to JESD22-C101 | II | 500 | V |

^{1.} Based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78 IC latch-up standard.

Table 32. Electrical sensitivities

| Symbol | Parameter | Conditions | Class |
|--------|-----------------------|---|------------|
| LU | Static latch-up class | T _A = +85 °C conforming to JESD78A | II level A |



5.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibilty to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation).

The test results are given in Table 33

Table 33. I/O current injection susceptibility

| | | Functional s | | | |
|------------------|--|--------------------|--------------------|------|--|
| Symbol | Description | Negative injection | Positive injection | Unit | |
| | Injected current on OSC_IN32, OSC_OUT32, PA4, PA5, PC13 | -0 | +0 | | |
| I _{INJ} | Injected current on all FT pins | -5 | +0 | mA | |
| | Injected current on any other pin | -5 | +5 | | |

5.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 34* are derived from tests performed under the conditions summarized in *Table 8*. All I/Os are CMOS and TTL compliant.

Table 34. I/O static characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|---|---|-----------------------------------|-----|-----------------------------------|------|
| V | Standard IO input low level voltage | | -0.3 | | 0.28*(V _{DD} -2 V)+0.8 V | ٧ |
| V _{IL} | IO FT ⁽¹⁾ input low level voltage | | -0.3 | | 0.32*(V _{DD} -2V)+0.75 V | ٧ |
| | Standard IO input high level voltage | | 0.41*(V _{DD} -2 V)+1.3 V | | V _{DD} +0.3 | ٧ |
| | IO FT ⁽¹⁾ input high level | V _{DD} > 2 V | 0.40*/\/2.\/\.1.\/ | | 5.5 | V |
| | voltage | $V_{DD} \le 2 V$ | 0.42*(V _{DD} -2 V)+1 V | | 5.2 | V |
| V _{hys} | Standard IO Schmitt trigger voltage hysteresis ⁽²⁾ | | 200 | | | mV |
| nyo | IO FT Schmitt trigger voltage hysteresis ⁽²⁾ | | 5% V _{DD} ⁽³⁾ | | | mV |
| | Input leakage current ⁽⁴⁾ | $V_{SS} \le V_{IN} \le V_{DD}$ Standard I/Os | | | ±1 | |
| l _{lkg} | input leakage current V | V _{IN} = 5 V I/O FT | | | 3 | μA |
| R _{PU} | Weak pull-up equivalent resistor ⁽⁵⁾ | $V_{IN} = V_{SS}$ | 30 | 40 | 50 | kΩ |
| R _{PD} | Weak pull-down equivalent resistor ⁽⁵⁾ | $V_{IN} = V_{DD}$ | 30 | 40 | 50 | kΩ |
| C _{IO} | I/O pin capacitance | | | 5 | | pF |

FT = Five-volt tolerant. In order to sustain a voltage higher than V_{DD}+0.3 the internal pull-up/pull-down resistors must be disabled.


^{2.} Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.

^{3.} With a minimum of 100 mV.

^{4.} Leakage could be higher than max. if negative current is injected on adjacent pins.

^{5.} Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 23* and *Figure 24* for standard I/Os, and in *Figure 25* and *Figure 26* for 5 V tolerant I/Os.






Figure 24. Standard I/O input characteristics - TTL port




Figure 25. 5 V tolerant I/O input characteristics - CMOS port





Figure 26. 5 V tolerant I/O input characteristics - TTL port



Output driving current

The GPIOs (general-purpose inputs/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD} (see *Table 6*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS} (see *Table 6*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 35* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*. All I/Os are CMOS and TTL compliant.

Table 35. Output voltage characteristics

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------------------------------|---|---|----------------------|-----|------|
| V _{OL} ⁽¹⁾ | Output Low level voltage for an I/O pin when 8 pins are sunk at the same time | CMOS port ⁽²⁾ ,, | | 0.4 | V |
| V _{OH} ⁽³⁾ | Output High level voltage for an I/O pin when 8 pins are sourced at the same time | 100 = 40 m/A, $2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$ | V _{DD} -0.4 | | V |
| V _{OL} ⁽¹⁾ | Output low level voltage for an I/O pin when 8 pins are sunk at the same time | TTL port ⁽²⁾ | | 0.4 | V |
| V _{OH} ⁽³⁾ | Output high level voltage for an I/O pin when 8 pins are sourced at the same time | 2.7 V < V _{DD} < 3.6 V | 2.4 | | |
| V _{OL} ⁽¹⁾ | Output low level voltage for an I/O pin when 8 pins are sunk at the same time | I _{IO} = +20 mA ⁽⁴⁾ | | 1.3 | V |
| V _{OH} ⁽³⁾ | Output high level voltage for an I/O pin when 8 pins are sourced at the same time | 2.7 V < V _{DD} < 3.6 V | V _{DD} -1.3 | | V |
| V _{OL} ⁽¹⁾ | Output low level voltage for an I/O pin when 8 pins are sunk at the same time | $I_{IO} = +6 \text{ mA}^{(4)}$ | | 0.4 | V |
| V _{OH} ⁽³⁾ | Output high level voltage for an I/O pin when 8 pins are sourced at the same time | 2 V < V _{DD} < 2.7 V | V _{DD} -0.4 | _ | V |

The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 6* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

4. Based on characterization data, not tested in production.

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 6 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD}.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 27* and *Table 36*, respectively.

Unless otherwise specified, the parameters given in *Table 36* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*

Table 36. I/O AC characteristics⁽¹⁾

| MODEx [1:0] bit value ⁽¹⁾ | Symbol | Parameter | Conditions | Max | Unit | |
|--|-------------------------|---|---|--|------|-----|
| | f _{max(IO)out} | Maximum frequency ⁽²⁾ | $C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$ | 2 | MHz | |
| 10 | t _{f(IO)out} | Output high to low level fall time | C _L = 50 pF, V _{DD} = 2 V to 3.6 V | 125 ⁽³⁾ | 20 | |
| | t _{r(IO)out} | Output low to high level rise time | C _L = 50 μr, ν _{DD} = 2 ν to 3.6 ν | 125 ⁽³⁾ | ns | |
| | f _{max(IO)out} | Maximum frequency ⁽²⁾ | C _L = 50 pF, V _{DD} = 2 V to 3.6 V | 10 | MHz | |
| 01 | t _{f(IO)out} | Output high to low level fall time | C _I = 50 pF, V _{DD} = 2 V to 3.6 V | 25 ⁽³⁾ | 20 | |
| | t _{r(IO)out} | Output low to high level rise time | OL= 30 pr, V _{DD} = 2 V to 3.6 V | 25 ⁽³⁾ | ns | |
| | F _{max(IO)out} | F _{max(IO)out} | | C_L = 30 pF, V_{DD} = 2.7 V to 3.6 V | 50 | MHz |
| | | | max(IO)out Maximum Frequency ⁽²⁾ | Maximum Frequency ⁽²⁾ $C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | | 30 |
| | | | $C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$ | 20 | MHz | |
| | | | $C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | 5 ⁽³⁾ | | |
| 11 | t _{f(IO)out} | Output high to low level fall time | $C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | 8 ⁽³⁾ | | |
| | | | $C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$ | 12 ⁽³⁾ | ns | |
| | | | $C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | 5 ⁽³⁾ | 113 | |
| | t _{r(IO)out} | Output low to high level rise time | $C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | 8 ⁽³⁾ | | |
| | | | C _L = 50 pF, V _{DD} = 2 V to 2.7 V | 12 ⁽³⁾ | | |
| - | t _{EXTIpw} | Pulse width of external signals detected by the EXTI controller | | 10 | ns | |

The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32F10xxx reference manual for a description of GPIO Port configuration register.

^{2.} The maximum frequency is defined in Figure 27.

^{3.} Guaranteed by design, not tested in production.

EXTERNAL $t_r(IO)$ out $t_r(I$

Figure 27. I/O AC characteristics definition

5.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PLI} (see *Table 34*).


Unless otherwise specified, the parameters given in *Table 37* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*

Table 37. NRST pin characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------------|---|-------------------|------|-----|----------------------|------|
| V _{IL(NRST)} ⁽¹⁾ | NRST Input low level voltage | | -0.5 | | 0.8 | V |
| V _{IH(NRST)} ⁽¹⁾ | NRST Input high level voltage | | 2 | | V _{DD} +0.5 | V |
| V _{hys(NRST)} | NRST Schmitt trigger voltage hysteresis | | | 200 | | mV |
| R _{PU} | Weak pull-up equivalent resistor ⁽²⁾ | $V_{IN} = V_{SS}$ | 30 | 40 | 50 | kΩ |
| V _{F(NRST)} ⁽¹⁾ | NRST Input filtered pulse | | | | 100 | ns |
| V _{NF(NRST)} ⁽¹⁾ | NRST Input not filtered pulse | | 300 | | | ns |

^{1.} Guaranteed by design, not tested in production.

Figure 28. Recommended NRST pin protection



- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 37. Otherwise the reset will not be taken into account by the device.

577

Doc ID 13586 Rev 14

59/87

^{2.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

5.3.15 TIM timer characteristics

The parameters given in *Table 38* are guaranteed by design.

Refer to Section 5.3.12: I/O current injection characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 38. TIMx⁽¹⁾ characteristics

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--|------------------------------------|-------------------------------|--------|-------------------------|----------------------|
| t (70.0 | Timer resolution time | | 1 | | t _{TIMxCLK} |
| ^t res(TIM) | Timer resolution time | f _{TIMxCLK} = 36 MHz | 27.8 | | ns |
| f | Timer external clock | | 0 | f _{TIMxCLK} /2 | MHz |
| f _{EXT} | frequency on CH1 to CH4 | f _{TIMxCLK} = 36 MHz | 0 | 18 | MHz |
| Res _{TIM} | Timer resolution | | | 16 | bit |
| | 16-bit counter clock period | | 1 | 65536 | t _{TIMxCLK} |
| t _{COUNTER} when internal clock is selected | | f _{TIMxCLK} = 36 MHz | 0.0278 | 1820 | μs |
| t | NA - view vers en a sibilar a sous | | | 65536 × 65536 | t _{TIMxCLK} |
| t _{MAX_COUNT} | Maximum possible count | f _{TIMxCLK} = 36 MHz | | 119.2 | S |

^{1.} TIMx is used as a general term to refer to the TIM1, TIM2, TIM3 and TIM4 timers.

5.3.16 Communications interfaces

I²C interface characteristics

Unless otherwise specified, the parameters given in *Table 39* are derived from tests performed under the ambient temperature, f_{PCLK1} frequency and V_{DD} supply voltage conditions summarized in *Table 8*.

The STM32F101xx medium-density access line I^2C interface meets the requirements of the standard I^2C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The I²C characteristics are described in *Table 39*. Refer also to *Section 5.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

Table 39. I²C characteristics

| Symbol | Parameter | Standard mode I ² C ⁽¹⁾ Fa | | Standard mode I ² C ⁽¹⁾ Fast mode I ² C ⁽¹⁾⁽²⁾ | | | Fast mode I ² C ⁽¹⁾⁽²⁾ | | Unit |
|-------------------------|---|--|------|--|--------------------|-------|--|--|------|
| Symbol | raiametei | Min | Max | Min | Max | Oiiit | | | |
| t _{w(SCLL)} | SCL clock low time | 4.7 | | 1.3 | | μs | | | |
| t _{w(SCLH)} | CLH) SCL clock high time 4.0 | | | 0.6 | | μδ | | | |
| t _{su(SDA)} | SDA setup time | 250 | | 100 | | | | | |
| t _{h(SDA)} | SDA data hold time | 0(3) | | 0 ⁽⁴⁾ | 900 ⁽³⁾ | | | | |
| t _{r(SDA)} | SDA and SCL rise time | | 1000 | 20+0.1C _b | 300 | ns | | | |
| t _{f(SDA)} | SDA and SCL fall time | | 300 | | 300 | | | | |
| t _{h(STA)} | Start condition hold time | 4.0 | | 0.6 | | | | | |
| t _{su(STA)} | Repeated Start condition setup time | 4.7 | | 0.6 | | μs | | | |
| t _{su(STO)} | Stop condition setup time | 4.0 | | 0.6 | | μs | | | |
| t _{w(STO:STA)} | Stop to Start condition time (bus free) | 4.7 | | 1.3 | | μs | | | |
| C _b | Capacitive load for each bus line | | 400 | | 400 | pF | | | |

- 1. Guaranteed by design, not tested in production.
- f_{PCLK1} must be higher than 2 MHz to achieve standard mode I²C frequencies. It must be higher than 4 MHz to achieve fast mode I²C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I²C fast mode clock.
- 3. The maximum hold time of the Start condition has only to be met if the interface does not stretch the low period of SCL signal.
- 4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.




Figure 29. I²C bus AC waveforms and measurement circuit⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Table 40. SCL frequency $(f_{PCLK1} = 36 \text{ MHz}, V_{DD} = 3.3 \text{ V})^{(1)(2)}$

| f _{SCL} (kHz) | I2C_CCR value |
|------------------------|-----------------------------|
| ISCL (KI12) | $R_P = 4.7 \text{ k}\Omega$ |
| 400 | 0x801E |
| 300 | 0x8028 |
| 200 | 0x803C |
| 100 | 0x00B4 |
| 50 | 0x0168 |
| 20 | 0x0384 |

^{1.} R_P = External pull-up resistance, $f_{SCL} = I^2C$ speed,

For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the
tolerance on the achieved speed ±2%. These variations depend on the accuracy of the external
components used to design the application.

SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 41* are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 8*.

Refer to *Section 5.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 41. SPI characteristics

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-------------------------------------|-------------------------------------|---|---------------------|---------------------|---------|
| f _{SCK} | SPI clock frequency | Master mode | 0 | 18 | MHz |
| 1/t _{c(SCK)} | SFI Clock frequency | Slave mode | 0 | 18 | IVII IZ |
| t _{r(SCK)} | SPI clock rise and fall time | Capacitive load: C = 30 pF | | 8 | |
| t _{su(NSS)} ⁽¹⁾ | NSS setup time | Slave mode | 4 t _{PCLK} | | |
| t _{h(NSS)} ⁽¹⁾ | NSS hold time | Slave mode | 73 | | |
| $t_{\text{w(SCKL)}}^{(1)}$ | SCK high and low time | Master mode, f _{PCLK} = 36 MHz, presc = 4 | 50 | 60 | |
| | Data input setup time | SPI1 | 1 | | |
| t _{su(MI)} ⁽¹⁾ | Master mode | SPI2 | 5 | | |
| t _{su(SI)} ⁽¹⁾ | Data input setup time Slave mode | | 1 | | |
| ÷ (1) | Data input hold time | SPI1 | 1 | | |
| t _{h(MI)} (1) | Master mode | SPI2 | 5 | | |
| t _{h(SI)} ⁽¹⁾ | Data input hold time Slave mode | | 3 | | ns |
| t _{a(SO)} (1)(2) | Data output access time | Slave mode, f _{PCLK} = 36 MHz, presc = 4 | 0 | 55 | |
| | | Slave mode, f _{PCLK} = 24 MHz | 0 | 4 t _{PCLK} | |
| t _{dis(SO)} (1)(3) | Data output disable time | Slave mode | 10 | | |
| t _{v(SO)} (1) | Data output valid time | Slave mode (after enable edge) | | 25 | |
| t _{v(MO)} ⁽¹⁾ | Data output valid time | Master mode (after enable edge) | | 3 | |
| t _{h(SO)} ⁽¹⁾ | | Slave mode (after enable edge) | 25 | | |
| t _{h(MO)} ⁽¹⁾ | Data output hold time | Master mode (after enable edge) | 4 | | |

^{1.} Based on characterization, not tested in production.



^{2.} Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

^{3.} Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z


ai14134c

NSS input tc(SCK) th(NSS) tsu(NSS) CPHA=0 CPOL=0 tw(SCKH) CPHA=0 tw(SCKL) CPOL=1 tr(SCK) t_v(SO) th(SO) tdis(SO) + t_f(SCK) MISO MSB OUT BIT6 OUT LSB OUT OUTPUT tsu(SI) → MOSI LSB IN MSB IN BIT1 IN INPUT


Figure 30. SPI timing diagram - slave mode and CPHA = 0




th(SI)



1. Measurement points are done at CMOS levels: $0.3V_{\rm DD}$ and $0.7V_{\rm DD}$.





1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

5.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 42* are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 8*.

Note: It is recommended to perform a calibration after each power-up.

Table 42. ADC characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------------------|---|---|--|--------------------|--------------------|--------------------|
| V_{DDA} | Power supply | | 2.4 | | 3.6 | V |
| V _{REF+} | Positive reference voltage | | 2.4 | | V_{DDA} | V |
| I _{VREF} | Current on the V _{REF} input pin | | | 160 ⁽¹⁾ | 220 ⁽¹⁾ | μΑ |
| f _{ADC} | ADC clock frequency | | 0.6 | | 14 | MHz |
| f _S ⁽²⁾ | Sampling rate | | 0.05 | | 1 | MHz |
| (2) External trigger for success | External trigger frequency | f _{ADC} = 14 MHz | | | 823 | kHz |
| f _{TRIG} ⁽²⁾ | External ingger frequency | | | | 17 | 1/f _{ADC} |
| V _{AIN} | Conversion voltage range ⁽³⁾ | | 0 (V _{SSA} or V _{REF} - tied to ground) | | V _{REF+} | V |
| R _{AIN} ⁽²⁾ | External input impedance | See <i>Equation 1</i> and <i>Table 43</i> for details | | | 50 | kΩ |
| R _{ADC} ⁽²⁾ | Sampling switch resistance | | | | 1 | kΩ |
| C _{ADC} ⁽²⁾ | Internal sample and hold capacitor | | | | 8 | pF |
| . (2) | Calibration time | f _{ADC} = 14 MHz | 5. | 9 | | μs |
| t _{CAL} ⁽²⁾ | Calibration time | | 8 | 3 | | 1/f _{ADC} |
| t _{lat} ⁽²⁾ | Injection trigger conversion | f _{ADC} = 14 MHz | | | 0.214 | μs |
| 'lat` ' | latency | | | | 3 ⁽⁴⁾ | 1/f _{ADC} |
| t _{latr} (2) | Regular trigger conversion | $f_{ADC} = 14 \text{ MHz}$ | | | 0.143 | μs |
| latr' | latency | | | | 2 ⁽⁴⁾ | 1/f _{ADC} |
| t _S ⁽²⁾ | Sampling time | f _ 14 MHz | 0.107 | | 17.1 | μs |
| is. / | Sampling time | $f_{ADC} = 14 \text{ MHz}$ | 1.5 | | 239.5 | 1/f _{ADC} |
| t _{STAB} ⁽²⁾ | Power-up time | | 0 | 0 | 1 | μs |
| | Total conversion time | f _{ADC} = 14 MHz | 1 | | 18 | μs |
| t _{CONV} ⁽²⁾ | Total conversion time (including sampling time) | | 14 to 252 (t _S for sampling +12.5 for successive approximation) | | | 1/f _{ADC} |

^{1.} Based on characterization results, not tested in production.

^{2.} Guaranteed by design, not tested in production.

^{3.} V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to Section 3: Pinouts and pin description for further details.

^{4.} For external triggers, a delay of $1/f_{PCLK2}$ must be added to the latency specified in *Table 42*.

$$\begin{aligned} & \textbf{Equation 1: R}_{\textbf{AIN}} \underset{T_{S}}{\textbf{max formula:}} \\ & R_{\textbf{AIN}} < \frac{T_{S}}{f_{\textbf{ADC}} \times C_{\textbf{ADC}} \times ln(2^{N+2})} - R_{\textbf{ADC}} \end{aligned}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

 R_{AIN} max for $f_{ADC} = 14 \text{ MHz}^{(1)}$ Table 43.

| T _s (cycles) | t _S (μs) | R_{AIN} max (k Ω) |
|-------------------------|---------------------|-----------------------------|
| 1.5 | 0.11 | 0.4 |
| 7.5 | 0.54 | 5.9 |
| 13.5 | 0.96 | 11.4 |
| 28.5 | 2.04 | 25.2 |
| 41.5 | 2.96 | 37.2 |
| 55.5 | 3.96 | 50 |
| 71.5 | 5.11 | NA |
| 239.5 | 17.1 | NA |

^{1.} Guaranteed by design, not tested in production.

ADC accuracy - limited test conditions⁽¹⁾ (2) Table 44.

| Symbol | Parameter | Test conditions | Тур | Max ⁽³⁾ | Unit |
|--------|------------------------------|--|------|--------------------|------|
| ET | Total unadjusted error | f _{PCLK2} = 28 MHz, | ±1.3 | ±2 | |
| EO | Offset error | $f_{ADC} = 14 \text{ MHz}, R_{AIN} < 10 \text{ k}\Omega,$ | ±1 | ±1.5 | |
| EG | Gain error | $V_{DDA} = 3 \text{ V to } 3.6 \text{ V}$ $T_A = 25 \text{ °C}$ | ±0.5 | ±1.5 | LSB |
| ED | Differential linearity error | Measurements made after | ±0.7 | ±1 | |
| EL | Integral linearity error | ADC calibration | ±0.8 | ±1.5 | |

^{1.} ADC DC accuracy values are measured after internal calibration.

3. Based on characterization, not tested in production.


^{2.} ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for $I_{\text{INJ(PIN)}}$ and $\Sigma I_{\text{INJ(PIN)}}$ in Section 5.3.12 does not affect the ADC accuracy.

Table 45. ADC accuracy^{(1) (2) (3)}

| Symbol | Parameter | Test conditions | Тур | Max ⁽⁴⁾ | Unit |
|--------|------------------------------|---|------|--------------------|------|
| ET | Total unadjusted error | 6 00 MHz | ±2 | ±5 | |
| EO | Offset error | f_{PCLK2} = 28 MHz, f_{ADC} = 14 MHz, R_{AIN} < 10 kΩ, | ±1.5 | ±2.5 | |
| EG | Gain error | $V_{DDA} = 2.4 \text{ V to } 3.6 \text{ V}$ | ±1.5 | ±3 | LSB |
| ED | Differential linearity error | Measurements made after ADC calibration | ±1 | ±2 | |
| EL | Integral linearity error | , is a samplation | ±1.5 | ±3 | |

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. Better performance could be achieved in restricted V_{DD} , frequency, V_{REF} and temperature ranges.
- 3. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 5.3.12 does not affect the ADC accuracy.
- 4. Based on characterization, not tested in production.

Figure 33. ADC accuracy characteristics



STM32F10xxx Sample and hold ADC 0.6 V $R_{AIN}^{(1)}$ R_{ADC}⁽¹⁾ AINx 12-bit converter 0.6 V C_{ADC}(1) parasitic ai14139d

Figure 34. Typical connection diagram using the ADC

- Refer to Table 42 for the values of R_{AIN} , R_{ADC} and C_{ADC} .
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 35 or Figure 36, depending on whether $V_{\text{REF+}}$ is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.




Figure 35. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})

1. V_{REF+} and V_{REF-} inputs are available only on 100-pin packages.

Doc ID 13586 Rev 14

69/87




Figure 36. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})

1. $V_{\text{REF+}}$ and $V_{\text{REF-}}$ inputs are available only on 100-pin packages.

5.3.18 Temperature sensor characteristics

Table 46. TS characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|-----------------------------------|--|------|------|------|-------|
| T _L ⁽¹⁾ | V _{SENSE} linearity with temperature | | ±1 | ±2 | °C |
| Avg_Slope ⁽¹⁾ | Average slope | 4.0 | 4.3 | 4.6 | mV/°C |
| V ₂₅ ⁽¹⁾ | Voltage at 25°C | 1.34 | 1.43 | 1.52 | V |
| t _{START} ⁽²⁾ | Startup time | 4 | | 10 | μs |
| T _{S_temp} (3)(2) | ADC sampling time when reading the temperature | | | 17.1 | μs |

^{1.} Guaranteed by characterization, not tested in production.

^{2.} Guaranteed by design, not tested in production.

^{3.} Shortest sampling time can be determined in the application by multiple iterations.

6 Package characteristics

6.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

57

Doc ID 13586 Rev 14 71/87

Outline(1)

(dimensions in mm)(1)(2)

Seating Plane

Plane

30

Pl

Figure 37. VFQFPN48 7 x 7 mm, 0.5 mm pitch, package Figure 38. Recommended footprint outline⁽¹⁾ (dimensions in mm)⁽¹⁾⁽²⁾

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead solder joint life.

Table 47. VFQFPN48 7 x 7 mm, 0.5 mm pitch, package mechanical data

| O | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| Symbol | Min | Тур | Max | Min | Тур | Max |
| A | 0.800 | 0.900 | 1.000 | 0.0315 | 0.0354 | 0.0394 |
| A1 | | 0.020 | 0.050 | | 0.0008 | 0.0020 |
| A2 | | 0.650 | 1.000 | | 0.0256 | 0.0394 |
| A3 | | 0.250 | | | 0.0098 | |
| b | 0.180 | 0.230 | 0.300 | 0.0071 | 0.0091 | 0.0118 |
| D | 6.850 | 7.000 | 7.150 | 0.2697 | 0.2756 | 0.2815 |
| D2 | 2.250 | 4.700 | 5.250 | 0.0886 | 0.1850 | 0.2067 |
| E | 6.850 | 7.000 | 7.150 | 0.2697 | 0.2756 | 0.2815 |
| E2 | 2.250 | 4.700 | 5.250 | 0.0886 | 0.1850 | 0.2067 |
| е | 0.450 | 0.500 | 0.550 | 0.0177 | 0.0197 | 0.0217 |
| L | 0.300 | 0.400 | 0.500 | 0.0118 | 0.0157 | 0.0197 |
| ddd | | 0.080 | • | 0.0031 | | |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

5/

Figure 39. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package Figure 40. Recommended footprint outline⁽¹⁾ (dimensions in mm)⁽¹⁾⁽²⁾

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead solder joint life.

Table 48. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package mechanical data

| Cumbal | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| Symbol | Min | Тур | Max | Min | Тур | Max |
| Α | 0.800 | 0.900 | 1.000 | 0.0315 | 0.0354 | 0.0394 |
| A1 | | 0.020 | 0.050 | | 0.0008 | 0.0020 |
| A2 | | 0.650 | 1.000 | | 0.0256 | 0.0394 |
| A3 | | 0.250 | | | 0.0098 | |
| b | 0.180 | 0.230 | 0.300 | 0.0071 | 0.0091 | 0.0118 |
| D | 5.875 | 6.000 | 6.125 | 0.2313 | 0.2362 | 0.2411 |
| D2 | 1.750 | 3.700 | 4.250 | 0.0689 | 0.1457 | 0.1673 |
| E | 5.875 | 6.000 | 6.125 | 0.2313 | 0.2362 | 0.2411 |
| E2 | 1.750 | 3.700 | 4.250 | 0.0689 | 0.1457 | 0.1673 |
| е | 0.450 | 0.500 | 0.550 | 0.0177 | 0.0197 | 0.0217 |
| L | 0.350 | 0.550 | 0.750 | 0.0138 | 0.0217 | 0.0295 |
| ddd | | 0.080 | | | 0.0031 | |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 41. LQFP100, 14 x 14 mm, 100-pin low-profile Figure 42. Recommended footprint⁽¹⁾⁽²⁾ quad flat package outline⁽¹⁾

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

Table 49. LQPF100 – 14 x14 mm, 100-pin low-profile quad flat package mechanical data


| Cumbal | millimeters | | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|------|--------|-----------------------|--------|--|
| Symbol | Min | Тур | Max | Min | Тур | Max | |
| А | | | 1.60 | | | 0.063 | |
| A1 | 0.05 | | 0.15 | 0.002 | | 0.0059 | |
| A2 | 1.35 | 1.40 | 1.45 | 0.0531 | 0.0551 | 0.0571 | |
| b | 0.17 | 0.22 | 0.27 | 0.0067 | 0.0087 | 0.0106 | |
| С | 0.09 | | 0.2 | 0.0035 | | 0.0079 | |
| D | 15.80 | 16.00 | 16.2 | 0.622 | 0.6299 | 0.6378 | |
| D1 | 13.80 | 14.00 | 14.2 | 0.5433 | 0.5512 | 0.5591 | |
| D3 | | 12.00 | | | 0.4724 | | |
| E | 15.80 | 16.00 | 16.2 | 0.622 | 0.6299 | 0.6378 | |
| E1 | 13.80 | 14.00 | 14.2 | 0.5433 | 0.5512 | 0.5591 | |
| E3 | | 12.00 | | | 0.4724 | | |
| е | | 0.50 | | | 0.0197 | | |
| L | 0.45 | 0.60 | 0.75 | 0.0177 | 0.0236 | 0.0295 | |
| L1 | | 1.00 | | | 0.0394 | | |
| k | 0° | 3.5° | 7° | 0.0° | 3.5° | 7.0° | |
| ccc | 0.08 | | | | 0.0031 | | |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.



Figure 43. LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package outline⁽¹⁾

Figure 44. Recommended footprint⁽¹⁾⁽²⁾



- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

Table 50. LQFP64 - 10 x 10 mm, 64-pin low-profile quad flat package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|----------------|-------|------|-----------------------|--------|--------|
| Symbol | Min | Тур | Max | Min | Тур | Max |
| А | | | 1.60 | | | 0.0630 |
| A1 | 0.05 | | 0.15 | 0.0020 | | 0.0059 |
| A2 | 1.35 | 1.40 | 1.45 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.17 | 0.22 | 0.27 | 0.0067 | 0.0087 | 0.0106 |
| С | 0.09 | | 0.20 | 0.0035 | | 0.0079 |
| D | | 12.00 | | | 0.4724 | |
| D1 | | 10.00 | | | 0.3937 | |
| E | | 12.00 | | | 0.4724 | |
| E1 | | 10.00 | | | 0.3937 | |
| е | | 0.50 | | | 0.0197 | |
| θ | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| L | 0.45 | 0.60 | 0.75 | 0.0177 | 0.0236 | 0.0295 |
| L1 | | 1.00 | | | 0.0394 | |
| | Number of pins | | | | | |
| N | 64 | | | | | |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 45. LQFP48 – 7 x 7mm, 48-pin low-profile quad flat Figure 46. Recommended package outline⁽¹⁾ footprint⁽¹⁾⁽²⁾

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

Table 51. LQFP48 – 7 x 7mm, 48-pin low-profile quad flat package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| | Min | Тур | Max | Min | Тур | Max |
| Α | | | 1.600 | | | 0.0630 |
| A1 | 0.050 | | 0.150 | 0.0020 | | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| С | 0.090 | | 0.200 | 0.0035 | | 0.0079 |
| D | 8.800 | 9.000 | 9.200 | 0.3465 | 0.3543 | 0.3622 |
| D1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| D3 | | 5.500 | | | 0.2165 | |
| E | 8.800 | 9.000 | 9.200 | 0.3465 | 0.3543 | 0.3622 |
| E1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| E3 | | 5.500 | | | 0.2165 | |
| е | | 0.500 | | | 0.0197 | |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | | 1.000 | | | 0.0394 | |
| k | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| ccc | | 0.080 | | | 0.0031 | • |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.



6.2 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 8: General operating conditions on page 32*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 52. Package thermal characteristics

| Symbol | Parameter | Value | Unit |
|---------------|--|-------|------|
| | Thermal resistance junction-ambient LQFP 100 - 14 x 14 mm / 0.5 mm pitch | 46 | |
| | Thermal resistance junction-ambient LQFP 64 - 10 x 10 mm / 0.5 mm pitch | 45 | |
| Θ_{JA} | Thermal resistance junction-ambient LQFP 48 - 7 x 7 mm / 0.5 mm pitch | 55 | °C/W |
| | Thermal resistance junction-ambient VFQFPN 48 - 6 x 6 mm / 0.5 mm pitch | 16 | |
| | Thermal resistance junction-ambient VFQFPN 36 - 6 x 6 mm / 0.5 mm pitch | 18 | |

6.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

5/

6.2.2 Evaluating the maximum junction temperature for an application

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 53: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature. Here, only temperature range 6 is available (–40 to 85 °C).

The following example shows how to calculate the temperature range needed for a given application, making it possible to check whether the required temperature range is compatible with the STM32F101xx junction temperature range.

Example: high-performance application

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax}=82~^{\circ}C$ (measured according to JESD51-2), $I_{DDmax}=50$ mA, $V_{DD}=3.5$ V, maximum 20 I/Os used at the same time in output at low level with $I_{OL}=8$ mA, $V_{OL}=0.4$ V and maximum 8 I/Os used at the same time in output mode at low level with $I_{OL}=20$ mA, $V_{OL}=1.3$ V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$


Thus: P_{Dmax} = 447 mW

Using the values obtained in *Table 52* T_{Jmax} is calculated as follows:

For LQFP64, 45 °C/W


 $T_{Jmax} = 82 \, ^{\circ}C + (45 \, ^{\circ}C/W \times 447 \, mW) = 82 \, ^{\circ}C + 20.1 \, ^{\circ}C = 102.1 \, ^{\circ}C$

This is within the junction temperature range of the STM32F101xx ($-40 < T_J < 105$ °C).



7 Ordering information scheme

Table 53. Ordering information scheme



TD

TR = tape and real

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

57

Doc ID 13586 Rev 14

79/87

Although STM32F101x6 devices are not described in this datasheet, orderable part numbers that do not show the A internal code after temperature range code 6 should be referred to this datasheet for the electrical characteristics. The low-density datasheet only covers STM32F101x6 devices that feature the A code

8 Revision history

Table 54. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 06-Jun-2007 | 1 | First draft. |
| 20-Jul-07 | 2 | I _{DD} values modified in <i>Table 11: Maximum current consumption in Run and Sleep modes (TA = 85 °C).</i> V _{BAT} range modified in <i>Power supply schemes.</i> V _{REF+} min value, t _{STAB} , t _{lat} and f _{TRIG} added to <i>Table 42: ADC characteristics. Table 38: TIMx characteristics</i> modified. <i>Note 6</i> modified and <i>Note 8, Note 5</i> and <i>Note 7</i> added below <i>Table 4: Medium-density STM32F101xx pin definitions.</i> Figure 20: Low-speed external clock source AC timing diagram, Figure 11: Power supply scheme, Figure 28: Recommended NRST pin protection and Figure 29: I2C bus AC waveforms and measurement circuit(1) modified. Sample size modified and machine model removed in <i>Electrostatic discharge (ESD).</i> Number of parts modified and standard reference updated in <i>Static latch-up.</i> 25 °C and 85 °C conditions removed and class name modified in <i>Table 32: Electrical sensitivities.</i> t _{SU(LSE)} changed to t _{SU(LSE)} in <i>Table 21: HSE 4-16 MHz oscillator characteristics.</i> In <i>Table 28: Flash memory endurance and data retention</i> , typical endurance added, data retention for T _A = 25 °C removed and data retention for T _A = 85 °C added. Note removed below <i>Table 8: General operating conditions.</i> V _{BG} changed to V _{REFINT} in <i>Table 11: Embedded internal reference voltage.</i> I _{DD} max values added to <i>Table 11: Maximum current consumption in Run and Sleep modes (TA = 85 °C).</i> I _{DD(HSI)} max value added to <i>Table 23: HSI oscillator characteristics.</i> R _{PU} and R _{PD} min and max values added to <i>Table 37: NRST pin characteristics.</i> R _{PU} min and max values added to <i>Table 37: NRST pin characteristics.</i> (two notes removed). Datasheet title corrected. USB characteristics section removed. |

Table 54. Document revision history (continued)

| Date | Revision | Changes |
|-------------|----------|--|
| | | V _{ESD(CDM)} value added to <i>Table 31: ESD absolute maximum ratings</i> . Note added below <i>Table 10: Embedded reset and power control block characteristics</i> . and below <i>Table 21: HSE 4-16 MHz oscillator characteristics</i> . Note added below <i>Table 35: Output voltage characteristics</i> and V _{OH} |
| 18-Oct-2007 | 3 | Note added below Table 35: Output voltage characteristics and V _{OH} parameter description modified. Table 42: ADC characteristics and Table 44: ADC accuracy - limited test conditions modified. Packages are ECOPACK® compliant. Tables modified in Section 5.3.5: Supply current characteristics. ADC and ANTL_TAMPER signal names modified (see Table 4: Mediumdensity STM32F101xx pin definitions). Table 4: Mediumdensity STM32F101xx pin definitions modified. Note 4 removed and values updated in Table 21: Typical current consumption in Standby mode. V _{hys} modified in Table 34: I/O static characteristics. Updated: Table 29: EMS characteristics and Table 30: EMI characteristics. t _{VDD} modified in Table 9: Operating conditions at power-up / power-down. Typical values modified, note 2 modified and note 3 removed in Table 25: Low-power mode wakeup timings. Maximum current consumption Table 12, Table 13 and Table 14 updated. Values added and notes added in Table 15: Typical and maximum current consumptions in Stop and Standby modes. On-chip peripheral current consumption on page 43 added. Package mechanical data inch values are calculated from mm and rounded to 4 decimal digits (see Section 6: Package characteristics). V _{prog} added to Table 46: TS characteristics. T _{S_vrefint} added to Table 46: TS characteristics. I _{S_vrefint} added t |

Table 54. Document revision history (continued)

Table 54. Document revision history (continued)

| Date | Revision | Changes |
|-------------|----------|---|
| | | Figure 2: Clock tree on page 13 added. CRC added (see CRC (cyclic redundancy check) calculation unit on |
| | | page 9 and Figure 8: Memory map on page 28 for address). Maximum T _J value given in Table 7: Thermal characteristics on page 32. |
| | | P _D , T _A and T _J added, t _{prog} values modified and t _{prog} description clarified in <i>Table 27: Flash memory characteristics on page 50</i> . |
| | | I _{DD} modified in <i>Table 15: Typical and maximum current consumptions in Stop and Standby modes on page 38.</i> |
| | | ACC _{HSI} modified in <i>Table 23: HSI oscillator characteristics on page 48</i> , note 2 removed. |
| 14-Mar-2008 | 5 | t _{RET} modified in <i>Table 28: Flash memory endurance and data retention</i> . V _{NF(NRST)} unit corrected in <i>Table 37: NRST pin characteristics on page 59</i> . |
| | | Table 41: SPI characteristics on page 63 modified. |
| | | I _{VBEF} added in <i>Table 42: ADC characteristics on page 66.</i> |
| | | Table 44: ADC accuracy - limited test conditions added. Table 45: ADC accuracy modified. |
| | | LQFP100 package specifications updated (see Section 6: Package characteristics on page 71). |
| | | Recommended LQFP100, LQFP64, LQFP48 and VFQFPN36 footprints added (see <i>Figure 42</i> , <i>Figure 44</i> , <i>Figure 46</i> and <i>Figure 40</i>). |
| | | Section 6.2: Thermal characteristics on page 77 modified. |
| | | Appendix A: Important notes removed. |
| | | Small text changes. |
| | | In <i>Table 28: Flash memory endurance and data retention</i> : — N _{END} tested over the whole temperature range |
| | | cycling conditions specified for t _{RET} |
| 21-Mar-2008 | 6 | - t _{RET} min modified at T _A = 55 °C |
| | | Figure 2: Clock tree corrected. Figure 8: Memory map clarified. |
| | | V ₂₅ , Avg_Slope and T ₁ modified in <i>Table 46: TS characteristics</i> . |
| | | CRC feature removed. |
| | | Section 1: Introduction modified, Section 2.2: Full compatibility throughout the family added. CRC feature added. |
| | | I _{DD_VBAT} removed from <i>Table 21: Typical current consumption in Standby mode on page 42.</i> |
| 22-May-2008 | 7 | Values added to Table 40: SCL frequency (fPCLK1= 36 MHz, VDD = 3.3 V) on page 62. |
| | | Figure 30: SPI timing diagram - slave mode and CPHA = 0 on page 64 modified. Equation 1 corrected. |
| | | Section 6.2.2: Evaluating the maximum junction temperature for an application on page 78 added. |
| | | Axx option added to <i>Table 53: Ordering information scheme on page 79</i> . |

Table 54. Document revision history (continued)

| Date | Revision | Changes |
|-------------|------------|--|
| 21-Jul-2008 | Revision 8 | Small text changes. Power supply supervisor on page 16 modified and V _{DDA} added to Table 8: General operating conditions on page 32. Capacitance modified in Figure 11: Power supply scheme on page 30. Table notes revised in Section 5: Electrical characteristics. Maximum value of t _{RSTTEMPO} modified in Table 10: Embedded reset and power control block characteristics on page 34. Values added to Table 15: Typical and maximum current consumptions in Stop and Standby modes and Table 21: Typical current consumption in Standby mode removed. I _{HSE_ext} modified in Table 19: High-speed external user clock characteristics on page 44. I _{PLL_IN} modified in Table 26: PLL characteristics on page 49. I _{HCLK} corrected in Table 29: EMS characteristics. Minimum SDA and SCL fall time value for Fast mode removed from Table 39: I2C characteristics on page 61, note 1 modified. I _{I(NSS)} modified in Table 41: SPI characteristics on page 63 and Figure 30: SPI timing diagram - slave mode and CPHA = 0 on page 64. C _{ADC} modified in Table 42: ADC characteristics on page 66 and Figure 34: Typical connection diagram using the ADC modified. I _{PCLK2} corrected in Table 44: ADC accuracy - limited test conditions and Table 45: ADC accuracy. Typical T _{S_temp} value removed from Table 46: TS characteristics on page 70. LQFP48 package specifications updated (see Table 51, Table 45 and Table 46). Axx option removed from Table 53: Ordering information scheme on |
| 24-Jul-2008 | 9 | page 79. First page modified: "Up to 2 x I ² C interfaces" instead of "1 x I ² C interface" |
| 23-Sep-2008 | 10 | STM32F101xx devices with 32 Kbyte Flash memory capacity removed, document updated accordingly. Section 2.2: Full compatibility throughout the family on page 14 updated. Notes modified in Table 4: Medium-density STM32F101xx pin definitions on page 24. Note 2 modified below Table 5: Voltage characteristics on page 31, $ \Delta V_{DDx} $ min and $ \Delta V_{DDx} $ min removed. Note 2 added to Table 8: General operating conditions on page 32. Measurement conditions specified in Section 5.3.5: Supply current characteristics on page 35. I _{DD} in standby mode at 85 °C modified in Table 15: Typical and maximum current consumptions in Stop and Standby modes on page 38. General input/output characteristics on page 54 modified. Note added below Table 53: Ordering information scheme. Section 7.1: Future family enhancements removed. Small text changes. |



Table 54. Document revision history (continued)

| Date | Revision | Changes |
|-------------|----------|---|
| 21-Apr-2009 | 11 | I/O information clarified <i>on page 1. Figure 8: Memory map</i> modified. In <i>Table 4: Medium-density STM32F101xx pin definitions</i> : PB4, PB13, PB14, PB15, PB3/TRACESWO moved from Default column to Remap column. Note modified in <i>Table 12: Maximum current consumption in Run mode, code with data processing running from Flash</i> and <i>Table 14: Maximum current consumption in Sleep mode, code running from Flash or RAM. Figure 16, Figure 17</i> and <i>Figure 18</i> show typical curves. <i>Table 19: High-speed external user clock characteristics</i> and <i>Table 20: Low-speed external user clock characteristics</i> modified. ACC _{HSI} max values modified in <i>Table 23: HSI oscillator characteristics</i> . |
| 22-Sep-2009 | 12 | Small text changes. Note 5 updated and Note 4 added in Table 4: Medium-density STM32F101xx pin definitions. V _{RERINT} and T _{Coeff} added to Table 11: Embedded internal reference voltage. Typical I _{DD_VBAT} value added in Table 15: Typical and maximum current consumptions in Stop and Standby modes. Figure 15: Typical current consumption on VBAT with RTC on versus temperature at different VBAT values added. f _{HSE_ext} min modified in Table 19: High-speed external user clock characteristics. C _{L1} and C _{L2} replaced by C in Table 21: HSE 4-16 MHz oscillator characteristics and Table 22: LSE oscillator characteristics (fLSE = 32.768 kHz), notes modified and moved below the tables. Table 23: HSI oscillator characteristics modified. Conditions removed from Table 25: Low-power mode wakeup timings. Figure 28: Recommended NRST pin protection modified. Note 1 modified below Figure 21: Typical application with an 8 MHz crystal. Figure 28: Recommended NRST pin protection modified. IEC 1000 standard updated to IEC 61000 and SAE J1752/3 updated to IEC 61967-2 in Section 5.3.10: EMC characteristics on page 50. Jitter added to Table 26: PLL characteristics. C _{ADC} and R _{AIN} parameters modified in Table 42: ADC characteristics. R _{AIN} max values modified in Table 43: RAIN max for fADC = 14 MHz. Small text changes. |

Table 54. Document revision history (continued)

| Date | Revision | Changes |
|-------------|----------|--|
| 20-May-2010 | 13 | Added STM32F101TB devices. Added VFQFPN48 package. Updated note 2 below Table 39: I2C characteristics Updated Figure 29: I2C bus AC waveforms and measurement circuit(1) Updated Figure 28: Recommended NRST pin protection |
| 19-Apr-2011 | 14 | Updated footnotes below Table 5: Voltage characteristics on page 31 and Table 6: Current characteristics on page 32 Updated tw min in Table 19: High-speed external user clock characteristics on page 44 Updated startup time in Table 22: LSE oscillator characteristics (fLSE = 32.768 kHz) on page 47 Added Section 5.3.12: I/O current injection characteristics Updated Section 5.3.13: I/O port characteristics |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 13586 Rev 14

87/87