

www.ti.com

ADS7950, ADS7951, ADS7952, ADS7953 ADS7954, ADS7955, ADS7956, ADS7957 ADS7958, ADS7959, ADS7960, ADS7961

SLAS605A - JUNE 2008-REVISED JANUARY 2010

12/10/8-Bit, 1 MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial Interface ADCs

Check for Samples: ADS7950, ADS7951, ADS7952, ADS7953, ADS7954, ADS7955, ADS7956, ADS7957, ADS7958, ADS7959, ADS7960, ADS7961

FEATURES

- 1-MHz Sample Rate Serial Devices
- Product Family of 12/10/8-Bit Resolution
- Zero Latency
- 20-MHz Serial Interface
- Analog Supply Range: 2.7 to 5.25V
- I/O Supply Range: 1.7 to 5.25V
- Two SW Selectable Unipolar, Input Ranges: 0 to 2.5V and 0 to 5V
- Auto and Manual Modes for Channel Selection
- 12,8,4-Channel Devices can Share 16 Channel Device Footprint
- Two Programmable Alarm Levels per Channel
- Four Individually Configurable GPIOs for TSSOP package devices. One GPIO for QFN devices
- Typical Power Dissipation: 14.5 mW (+VA = 5V, +VBD = 3V) at 1 MSPS
- Power-Down Current (1 μA)
- Input Bandwidth (47 MHz at 3dB)
- 38-,30-Pin TSSOP and 32-,24-Pin QFN Packages

APPLICATIONS

- PLC / IPC
- Battery Powered Systems
- Medical Instrumentation
- Digital Power Supplies
- Touch Screen Controllers
- High-Speed Data Acquisition Systems
- High-Speed Closed-Loop Systems

DESCRIPTION

The ADS79XX is a 12/10/8-bit multichannel analog-to-digital converter family. The following table shows all twelve devices from this product family.

The devices include a capacitor based SAR A/D converter with inherent sample and hold.

The devices accept a wide analog supply range from 2.7V to 5.25V. Very low power consumption makes these devices suitable for battery-powered and isolated power supply applications.

A wide 1.7V to 5.25V I/O supply range facilitates a glue-less interface with the most commonly used CMOS digital hosts.

The serial interface is controlled by \overline{CS} and SCLK for easy connection with microprocessors and DSP.

The input signal is sampled with the falling edge of \overline{CS} . It uses SCLK for conversion, serial data output, and reading serial data in. The devices allow auto sequencing of preselected channels or manual selection of a channel for the next conversion cycle.

There are two software selectable input ranges (0V - 2.5V and 0V - 5V), four individually configurable GPIOs (in case of TSSOP package devices), and two programmable alarm thresholds per channel. These features make the devices suitable for most data acquisition applications.

The devices offer an attractive power-down feature. This is extremely useful for power saving when the device is operated at lower conversion speeds.

The 16/12-channel devices from this family are available in a 38-pin TSSOP and 32 pin QFN package and the 4/8-channel devices are available in a 30-pin TSSOP and 24 pin QFN packages.

MICROPOWER MULTI-CHANNEL ADS79XX FAMILY

NUMBER OF	RESOLUTION						
CHANNELS	12 BIT	10 BIT	8 BIT				
16	ADS7953	ADS7957	ADS7961				
12	ADS7952	ADS7956	ADS7960				
8	ADS7951	ADS7955	ADS7959				
4	ADS7950	ADS7954	ADS7958				



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLAS605A -JUNE 2008-REVISED JANUARY 2010






www.ti.com

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ADS79XX BLOCK DIAGRAM



NOTE: n* is number of channels (16,12,8, or 4) depending on the device from the ADS79XX product family.

NOTE: 4 number of GPIO are available in TSSOP package devices only, QFN package devices offer only one GPIO.



SLAS605A - JUNE 2008-REVISED JANUARY 2010

ORDERING INFORMATION - 12-BIT

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES AT RESOLUTION (BIT)	NUMBER OF CHANNELS	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPERATURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA QTY		
					38 pin TSSOP	DBT		ADS7953SBDBT	Tube, 50		
ADS7953 SB				16	36 piii 1330P	рві		ADS7953SBDBTR	Reel, 2000		
AD37933 3B				10	32 pin QFN	RHB		ADS7953SBRHBT	Tube, 250		
					32 piii Qi N	KIID		ADS7953SBRHBR	Reel, 3000		
					38 pin TSSOP	DBT		ADS7952SBDBT	Tube, 50		
ADS7952 SB		12	ADS7952SBDBTR	Reel, 2000							
AD31932 3B				12	32 pin QFN	RHB		ADS7952SBRHBT	Tube, 250		
	±1	±1	12		32 piii Qi N	KIID	-40°C to 125°C	ADS7952SBRHBR	Reel, 3000		
	ΞI	Ξ'	12		30 pin TSSOP DBT	-40 C to 125 C	ADS7951SBDBT	Tube, 50			
ADS7951 SB				8 3 4 3	30 piii 1000i	DB1		ADS7951SBDBTR	Reel, 2000		
AD07331 0B					0		24 pin QFN	RGE		ADS7951SBRGET	Tube, 250
					24 piii Qi 14	KGE		ADS7951SBRGER	Reel, 3000		
					30 pin TSSOP	DBT		ADS7950SBDBT	Tube, 50		
ADS7950 SB					4	4	30 piii 1000i	551		ADS7950SBDBTR	Reel, 2000
AD01330 0B					24 pin QFN	RGE		ADS7950SBRGET	Tube, 250		
						24 piii Qi 14	NOL		ADS7950SBRGER	Reel, 3000	
					38 pin TSSOP	DBT		ADS7953SDBT	Tube, 50		
ADS7953 S					16	16	00 piii 10001			ADS7953SDBTR	Reel, 2000
AD01333 0							10	32 pin QFN	RHB		ADS7953SRHBT
					02 piii Qi 14	11115		ADS7953SRHBR	Reel, 3000		
					38 pin TSSOP	DBT		ADS7952SDBT	Tube, 50		
ADS7952 S				12	00 pm 10001			ADS7952SDBTR	Reel, 2000		
71007302 0				12	32 pin QFN	RHB		ADS7952SRHBT	Tube, 250		
	±1.5	±2	11		32 piii Qi 14	KIID	-40°C to 125°C	ADS7952SRHBR	Reel, 3000		
	20				30 pin TSSOP	DBT	10 0 10 120 0	ADS7951SDBT	Tube, 50		
ADS7951S				8	00 piii 10001			ADS7951SDBTR	Reel, 2000		
710070010				24 pin	24 pin QFN	RGE		ADS7951SRGET	Tube, 250		
					_ + piii x ; 11	NOL		ADS7951SRGER	Reel, 3000		
					30 pin TSSOP	DBT		ADS7950SDBT	Tube, 50		
ADS7950 S				4	551	001	ADS7950SDBTR	Reel, 2000			
507 330 0				4	" 	24 pin QFN	RGE		ADS7950SRGET	Tube, 250	
					24 piii Qi N	NOL		ADS7950SRGER	Reel, 3000		

ORDERING INFORMATION - 10-BIT

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES AT RESOLUTION (BIT)	NUMBER OF CHANNELS	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPERATURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA QTY																																						
					20 min TCCOD	DBT		ADS7957SDBT	Tube, 50																																						
ADS7957 S				40	38 pin TSSOP	DBT		ADS7957SDBTR	Reel, 2000																																						
AD5/95/ 5				16	22 nin OFN	DUD		ADS7957SRHBT	Tube, 250																																						
					32 pin QFN	32 pin QFN RHB		ADS7957SRHBR	Reel, 3000																																						
						38 pin TSS0	00 i T000D			ADS7956SDBT	Tube, 50																																				
AD07050 0				12	40		40	40	40	40	40	40	40	40	40	10	40	38 pin 1550P	DBT		ADS7956SDBTR	Reel, 2000																									
ADS7956 S					32 pin QFN	RHB	–40°C to 125°C	ADS7956SRHBT	Tube, 250																																						
	±0.5	±0.5	10			KHD		ADS7956SRHBR	Reel, 3000																																						
	±0.5	±0.5	10	8 -	00 - i- T000D	DDT	-40°C to 125°C	ADS7955SDBT	Tube, 50																																						
AD07055 0						0	0	0	0	0	0	•	•		0	0	0	0	0	0	0	0	0	0	o	0	0	0	0		0	0			0				0	0	0	0	30 pin TSSOP	DBT		ADS7955SDBTR	Reel, 2000
ADS7955 S					OA = i= OEN	DOE		ADS7955SRGET	Tube, 250																																						
					24 pin QFN	RGE		ADS7955SRGER	Reel, 3000																																						
					00 - i- T000D	DDT		ADS7954SDBT	Tube, 50																																						
AD07054.0				4	4	4																_			30 pin TSSOP DBT		ADS7954SDBTR	Reel, 2000																			
ADS7954 S							OA = i= OEN	DOE		ADS7954SRGET	Tube, 250																																				
					24 pin QFN	RGE		ADS7954SRGER	Reel, 3000																																						

SLAS605A -JUNE 2008-REVISED JANUARY 2010



www.ti.com

ORDERING INFORMATION - 8-BIT

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES AT RESOLUTION (BIT)	NUMBER OF CHANNELS	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPERATURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA QTY				
					00 -:- T000D	DBT		ADS7961SDBT	Tube, 50				
ADS7961 S				16	38 pin TSSOP	DBT		ADS7961SDBTR	Reel, 2000				
AD5/961 5				10	22 nin OFN	DUD		ADS7961SRHBT	Tube, 250				
				32	32 pin QFN	RHB		ADS7961SRHBR	Reel, 3000				
									00 -i- T000D	DBT		ADS7960SDBT	Tube, 50
40070000				38 pin TSSOP	36 pm 1550P	DBT		ADS7960SDBTR	Reel, 2000				
ADS7960 S					RHB		ADS7960SRHBT	Tube, 250					
					32 pin QFN	I QFN RHB	–40°C to 125°C	ADS7960SRHBR	Reel, 3000				
	±0.3	±0.3	8		00 -i- T000D	DBT		ADS7959SDBT	Tube, 50				
4 DO7050 O					30 pin TSSOP			ADS7959SDBTR	Reel, 2000				
ADS7959 S				8	O4 = i= OFN	DOE		ADS7959SRGET	Tube, 250				
					24 pin QFN	RGE		ADS7959SRGER	Reel, 3000				
					00 -i- T000D	DDT	1	ADS7958SDBT	Tube, 50				
4007050.0					30 pin TSSOP	DBT		ADS7958SDBTR	Reel, 2000				
ADS7958 S				4		205		ADS7958SRGET	Tube, 250				
					24 pin QFN	RGE		ADS7958SRGER	Reel, 3000				

ABSOLUTE MAXIMUM RATINGS(1)

	VALUE	UNIT
AINP or CHn to AGND	-0.3 to +VA +0.3	V
+VA to AGND, +VBD to BDGND	-0.3 to +7.0	V
Digital input voltage to BDGND	-0.3 to (7.0)	V
Digital output to BDGND	-0.3 to (+VA + 0.3)	V
Operating temperature range	-40 to 125	°C
Storage temperature range	-65 to 150	°C
Junction temperature (T _J Max)	150	°C
Power dissipation	$(T_J Max-T_A)/\theta_{JA}$	
θ _{JA} thermal impedance, DBT Package	100.6	°C/W
θ_{JA} thermal impedance, RHB Package	34	°C/W
θ_{JA} thermal impedance, RGE Package	38	°C/W
DBT packaged versions of ADS79XX family devices are rated for MSL2 260°C per the JSTD-020 specifications and the RGE and RHB packaged versions of ADS79XX family devices are rated for MSL3 260C per JSTD-020 specifications		

⁽¹⁾ Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.





ELECTRICAL CHARACTERISTICS, ADS7950/51/52/53

 $+VA = 2.7 \text{ V to } 5.25 \text{ V}, +VBD = 1.7 \text{ V to } 5.25 \text{ V}, \text{ V}_{ref} = 2.5 \text{ V} \pm 0.1 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}, \text{ f}_{sample} = 1 \text{ MHz (unless otherwise noted)}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT					
- (1)	Range 1	0		Vref	.,
Full-scale input span (1)	Range 2 while 2Vref ≤ +VA	0		2*Vref	V
Absolute input range	Range 1	-0.20		VREF +0.20	V
Absolute input range	Range 2 while 2Vref ≤ +VA	-0.20		2*VREF +0.20	V
Input capacitance			15		ρF
Input leakage current	T _A = 125°C		61		nA
SYSTEM PERFORMANCE					
Resolution			12		Bits
Nie water te war and an	ADS795XSB (2)	12			i
No missing codes	ADS795XS ⁽²⁾	11			Bits
	ADS795XSB ⁽²⁾	-1	±0.5	1	1 00 (3)
Integral linearity	ADS795XS ⁽²⁾	-1.5	±0.75	1.5	LSB ⁽³⁾
	ADS795XSB ⁽²⁾	-1	±0.5	1	
Differential linearity	ADS795XS ⁽²⁾	-2	±0.75	Vref 2*Vref VREF +0.20 2*VREF +0.20 1 1.5 1 1.5 2 800 1.0	LSB
Offset error ⁽⁴⁾		-3.5	±1.1	3.5	LSB
Gain error	Range 1	-2	±0.2	2	
	Range 2		±0.2		LSB
Total unadjusted error (TUE)			±2		LSB
SAMPLING DYNAMICS					
Conversion time	20 MHz sclk			800	nSec
Acquisition time		325			nSec
Maximum throughput rate	20 MHz sclk			1.0	MHz
Aperture delay			5		nsec
Step response			150		nsec
Over voltage recovery			150		nsec
DYNAMIC CHARACTERISTICS					
Total harmonic distortion (5)	100 kHz		-82		dB
Signal-to-noise ratio	100 kHz, ADS795XSB ⁽²⁾	70	71.7		dB
	100 kHz, ADS795XS ⁽²⁾	70	71.7		
Signal-to-noise + distortion	100 kHz, ADS795XSB ⁽²⁾	69	71.3		dB
	100 kHz, ADS795XS ⁽²⁾	68	71.3		
Spurious free dynamic range	100 kHz		84		dB
Small signal bandwidth	At –3 dB		47		MHz
Channel to channel proportally	Any off-channel with 100kHz, Full-scale input to channel being sampled with DC input (isolation crosstalk).		– 95		dР
Channel-to-channel crosstalk	From previously sampled to channel with 100kHz, Full-scale input to channel being sampled with DC input (memory crosstalk).		-85		dB

- (1) Ideal input span; does not include gain or offset error.
- (2) ADS795X, where X indicates 0, 1, 2, or 3
- (3) LSB means Least Significant Bit.
- (4) Measured relative to an ideal full-scale input
- (5) Calculated on the first nine harmonics of the input frequency.



ELECTRICAL CHARACTERISTICS, ADS7950/51/52/53 (continued)

+VA = 2.7 V to 5.25 V, +VBD = 1.7 V to 5.25 V, V_{ref} = 2.5 V \pm 0.1 V, T_A = -40°C to 125°C, f_{sample} = 1 MHz (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{ref} reference v	oltage at REFP ⁽⁶⁾		2.0	2.5	3.0	V
Reference resis	stance			100		kΩ
ALARM SETTI	NG					
Higher threshol	d range		0		FFC	Hex
Lower threshold	d range		0		FFC	Hex
DIGITAL INPU	T/OUTPUT		<u> </u>			
Logic family		CMOS				
	V _{IH}		0.7*(+VBD)			
	V _{IL}	+VBD = 5 V			0.8	
Logic level	V _{IL}	+VBD = 3 V			0.4	V
	V _{OH}	At I _{source} = 200 μA	Vdd-0.2			
	V _{OL}	At I _{sink} = 200 μA	0.4			
Data format MS	format MSB first MSB First					
POWER SUPP	LY REQUIREMENTS					
+VA supply volt	tage		2.7	3.3	5.25	V
+VBD supply vo	oltage		1.7	3.3	5.25	V
		At +VA = 2.7 to 3.6 V and 1MHz throughput		1.8		mA
Cupply ourrent	(normal mada)	At +VA = 2.7 to 3.6 V static state		1.05		mA
Supply current	(normai mode)	At +VA = 4.7 to 5.25 V and 1 MHz throughput		2.3	3	mA
		At +VA = 4.7 to 5.25 V static state		1.1	1.5	mA
Power-down sta	ate supply current			1		μΑ
+VBD supply cu	urrent	$+VA = 5.25V, f_s = 1MHz$		1		mA
Power-up time					1	μSec
Invalid conversi reset	ions after power up or				1	Number s
TEMPERATUR	E RANGE		•			
Specified perfor	rmance		-40		125	°C

⁽⁶⁾ Device is designed to operate over V_{ref} = 2.0 V to 3.0 V. However one can expect lower noise performance at V_{ref} < 2.4 V. This is due to SNR degradation resulting from lowered signal range.

ELECTRICAL CHARACTERISTICS, ADS7954/55/56/57

+VA = 2.7 V to 5.25 V, +VBD = 1.7 V to 5.25 V, V_{ref} = 2.5 V \pm 0.1 V, T_A = -40°C to 125°C, f_{sample} = 1 MHz (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
ANALOG INPUT				
Full-scale input span ⁽¹⁾	Range 1	0	Vref	V
Full-scale input span	Range 2 while 2Vref ≤ +VA	0	2*Vref	V
Absolute input range	Range 1	-0.20	VREF +0.20	V
	Range 2 while 2Vref ≤ +VA	-0.20	2*VREF +0.20	V
Input capacitance			15	ρF
Input leakage current	T _A = 125°C		61	nA
SYSTEM PERFORMANCE				
Resolution			10	Bits
No missing codes		10		Bits

⁽¹⁾ Ideal input span; does not include gain or offset error.

Product Folder





ELECTRICAL CHARACTERISTICS, ADS7954/55/56/57 (continued)

+VA = 2.7 V to 5.25 V, +VBD = 1.7 V to 5.25 V, V_{ref} = 2.5 V \pm 0.1 V, T_A = -40°C to 125°C, f_{sample} = 1 MHz (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Integral linearity			-0.5	±0.2	0.5	LSB ⁽²⁾
Differential linear	rity		-0.5	±0.2	0.5	LSB
Offset error ⁽³⁾	-		-1.5	±0.5	1.5	LSB
		Range 1	-1	±0.1	1	
Gain error		Range 2		±0.1		LSB
SAMPLING DYN	IAMICS					
Conversion time		20 MHz SCLK			800	nSec
Acquisition time			325			nSec
Maximum throug	hput rate	20 MHz SCLK			1.0	MHz
Aperture delay	-			5		nsec
Step response				150		nsec
Over voltage rec	overy			150		nsec
DYNAMIC CHAP	RACTERISTICS					
Total harmonic d	istortion (4)	100 kHz		-80		dB
Signal-to-noise ra	atio	100 kHz	60			dB
Signal-to-noise +	distortion	100 kHz	60			
Spurious free dy	namic range	100 kHz		82		dB
Full power bands	vidth	At -3 dB		47		MHz
		Any off-channel with 100kHz, Full-scale input to channel being sampled with DC input.		-95		
Channel-to-chan	nel crosstalk	From previously sampled to channel with 100kHz, Full-scale input to channel being sampled with DC input.		-85		dB
EXTERNAL REF	FERENCE INPUT	1.04.00				
V _{ref} reference vo	Itage at REFP		2.0	2.5	3.0	V
Reference resista				100		kΩ
ALARM SETTIN	G					
Higher threshold			000		FFC	Hex
Lower threshold			000		FFC	Hex
DIGITAL INPUT	•				_	
Logic family		CMOS				
,	V _{IH}		0.7*(+VBD)			
	V _{IL}	+VBD = 5 V	,		0.8	
Logic level	V _{IL}	+VBD = 3 V			0.4	V
g	V _{OH}	At I _{source} = 200 μA	Vdd-0.2			
	V _{OL}	At $I_{sink} = 200 \mu A$	0.4			
Data format MSE		SHIK TO FE		3 First		
	Y REQUIREMENTS	3				
+VA supply volta			2.7	3.3	5.25	V
+VBD supply vol			1.7	3.3	5.25	V
	<u> </u>	At +VA = 2.7 to 3.6 V and 1MHz throughput		1.8		mA
			-			
		At +VA = 2.7 to 3.6 V static state		1.05	1	mA
Supply current (r	normal mode)	At +VA = 2.7 to 3.6 V static state At +VA = 4.7 to 5.25 V and 1 MHz throughput		1.05	1	mA mA

- (2) LSB means Least Significant Bit.
- 3) Measured relative to an ideal full-scale input
- (4) Calculated on the first nine harmonics of the input frequency.



ELECTRICAL CHARACTERISTICS, ADS7954/55/56/57 (continued)

+VA = 2.7 V to 5.25 V, +VBD = 1.7 V to 5.25 V, V_{ref} = 2.5 V \pm 0.1 V, T_A = -40°C to 125°C, f_{sample} = 1 MHz (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
Power-down state supply current			1		μΑ				
+VBD supply current	$+VA = 5.25V$, $f_s = 1MHz$		1		mA				
Power-up time				1	μSec				
Invalid conversions after power up or reset				1	Numbers				
TEMPERATURE RANGE									
Specified performance		-40		125	°C				

ELECTRICAL CHARACTERISTICS, ADS7958/59/60/61

+VA = 2.7 V to 5.25 V, +VBD = 1.7 V to 5.25 V, V_{ref} = 2.5 V \pm 0.1 V, T_A = -40°C to 125°C, f_{sample} = 1 MHz (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT					
Fall 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Range 1	0		Vref	V
Full-scale input span ⁽¹⁾	Range 2 while 2Vref ≤ +VA	0		2*Vref	V
Absolute input range	Range 1	-0.20		VREF +0.20	V
Absolute input range	Range 2 while 2Vref ≤ +VA	-0.20	2*VREF +0.20 15 61 8 ±0.1 0.3 ±0.1 0.3 ±0.2 0.5 ±0.1 0.6 ±0.1	V	
Input capacitance			15		ρF
Input leakage current	T _A = 125°C		61		nA
SYSTEM PERFORMANCE					
Resolution			8		Bits
No missing codes		8			Bits
Integral linearity		-0.3	±0.1	0.3	LSB ⁽²⁾
Differential linearity		-0.3	±0.1	0.3	LSB
Offset error ⁽³⁾		-0.5	±0.2	0.5	LSB
Gain error	Range 1	-0.6	±0.1	0.6	LSB
Gain enoi	Range 2		±0.1 0.6	LOD	
SAMPLING DYNAMICS					
Conversion time	20 MHz SCLK			800	nSec
Acquisition time		325			nSec
Maximum throughput rate	20 MHz SCLK			1.0	MHz
Aperture delay			5		nsec
Step response			150		nsec
Over voltage recovery			150		nsec
DYNAMIC CHARACTERISTICS	•	•		•	
Total harmonic distortion (4)	100 kHz		-75		dB
Signal-to-noise ratio	100 kHz	49			dB
Signal-to-noise + distortion	100 kHz	49			
Spurious free dynamic range	100 kHz		-78		dB
Full power bandwidth	At –3 dB		47		MHz

- (1) Ideal input span; does not include gain or offset error.
- (2) LSB means Least Significant Bit.
- 3) Measured relative to an ideal full-scale input
- (4) Calculated on the first nine harmonics of the input frequency.





ELECTRICAL CHARACTERISTICS, ADS7958/59/60/61 (continued)

+VA = 2.7 V to 5.25 V, +VBD = 1.7 V to 5.25 V, V_{ref} = 2.5 V \pm 0.1 V, T_A = -40°C to 125°C, f_{sample} = 1 MHz (unless otherwise noted)

PAR	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Any off-channel with 100kHz, Full-scale input to channel being sampled with DC input.		-95		
Channel-to-chan	nel crosstalk	From previously sampled to channel with 100kHz, Full-scale input to channel being sampled with DC input.		-85		dB
ETERNAL REFE	RENCE INPUT					
Vref reference vo	oltage at REFP		2.0	2.5	3.0	V
Reference resista	ance			100		kΩ
ALARM SETTIN	G					
Higher threshold	range		000		FF	Hex
Lower threshold	range		000		FF	Hex
DIGITAL INPUT	OUTPUT					
Logic family		CMOS				
	V _{IH}		0.7*(+VBD)			
	V_{IL}	+VBD = 5 V			0.8	
Logic level	V_{IL}	+VBD = 3 V			0.4	V
	V _{OH}	At I _{source} = 200 μA	Vdd-0.2			
	V _{OL}	At I _{sink} = 200 μA	0.4			
Data format	·		MS	B First		
POWER SUPPL	Y REQUIREMENTS					
+VA supply volta	ge		2.7	3.3	5.25	V
+VBD supply vol	tage		1.7	3.3	5.25	V
		At +VA = 2.7 to 3.6 V and 1MHz throughput		1.8		mA
Committee and the		At +VA = 2.7 to 3.6 V static state		1.05		mA
Supply current (r	iormai mode)	At +VA = 4.7 to 5.25 V and 1 MHz throughput		2.3	3	mA
		At +VA = 4.7 to 5.25 V static state		1.1	1.5	mA
Power-down stat	e supply current			1		μА
+VBD supply cur	rent	+VA = 5.25V, f _s = 1MHz		1		mA
Power-up time	-				1	μSec
Invalid conversio reset	ns after power up or				1	Numbers
TEMPERATURE	RANGE					
Specified perforn	nance		-40		125	°C

TIMING REQUIREMENTS (see Figure 45, Figure 46, Figure 47, and Figure 48)

All specifications typical at -40°C to 125°C, +VA = 2.7 V to 5.25 V (unless otherwise specified)

	PARAMETER	TEST CONDITIONS ⁽¹⁾ (2)	MIN	TYP	MAX	UNIT
t _{conv}		+VBD = 1.8 V			16	
	Conversion time	+VBD = 3 V			16	SCLK
		+VBD = 5 V			16	
		+VBD = 1.8 V	40			
tq	Minimum quiet sampling time needed from bus 3-state to start of next conversion	+VBD = 3 V	40			ns
	o state to start of flext conversion	+VBD = 5 V	40			

^{(1) 1.8}V specifications apply from 1.7V to 1.9V, 3V specifications apply from 2.7V to 3.6V, 5V specifications apply from 4.75V to 5.25V.

⁽²⁾ With 50-pF load



TIMING REQUIREMENTS (see Figure 45, Figure 46, Figure 47, and Figure 48) (continued)

All specifications typical at -40°C to 125°C, +VA = 2.7 V to 5.25 V (unless otherwise specified)


	PARAMETER	TEST CONDITIONS ⁽¹⁾ (2)	MIN	TYP	MAX	UNIT				
		+VBD = 1.8 V			38	-				
d1	Delay time, $\overline{\text{CS}}$ low to first data (DO-15) out	+VBD = 3 V			27	ns				
		+VBD = 5 V		17						
		+VBD = 1.8 V	8							
su1	Setup time, $\overline{\text{CS}}$ low to first rising edge of SCLK	+VBD = 3 V	6			ns				
		+VBD = 5 V	4							
		+VBD = 1.8 V			35					
d2	Delay time, SCLK falling to SDO next data bit valid	+VBD = 3 V			27	ns				
		+VBD = 5 V			17					
		+VBD = 1.8 V	7							
h1	Hold time, SCLK falling to SDO data bit valid	+VBD = 3 V	5			ns				
		+VBD = 5 V	3							
		+VBD = 1.8 V			26					
d3	Delay time, 16th SCLK falling edge to SDO 3-state	+VBD = 3 V			22	ns				
		+VBD = 5 V			13					
		+VBD = 1.8 V	2							
su2	Setup time, SDI valid to rising edge of SCLK	+VBD = 3 V	3			ns				
		+VBD = 5 V	4							
		+VBD = 1.8 V	12							
h2	Hold time, rising edge of SCLK to SDI valid	+VBD = 3 V	10			ns				
		+VBD = 5 V	6							
		+VBD = 1.8 V 20								
w1	Pulse duration CS high	+VBD = 3 V	20			ns				
		+VBD = 5 V	20							
		+VBD = 1.8 V			24					
14	Delay time CS high to SDO 3-state	+VBD = 3 V			21	ns				
		+VBD = 5 V			12					
		+VBD = 1.8 V	20							
wh	Pulse duration SCLK high	+VBD = 3 V	20			ns				
		+VBD = 5 V	20							
		+VBD = 1.8 V	20							
vl	Pulse duration SCLK low	+VBD = 3 V	20			ns				
		+VBD = 5 V	20							
		+VBD = 1.8 V			20					
	Frequency SCLK	+VBD = 3 V			20	MHz				
		+VBD = 5 V			20					


Product Folder




DEVICE INFORMATION

PIN CONFIGURATION (TOP VIEW)







TERMINAL FUNCTIONS - TSSOP PACKAGES

ADS7953 ADS7957 ADS7961	ADS7957 ADS7956 ADS7955 ADS7954 ADS7961 ADS7960 ADS7959 ADS7958				I/O	FUNCTION
	PIN	I NO.				
REFERENCI	E					
4	4	4	4	REFP	I	Reference input
3 3 3 3				REFM	I	Reference ground

Product Folder





TERMINAL FUNCTIONS - TSSOP PACKAGES (continued)

DEVICE NAME						
ADS7953 ADS7957 ADS7961	ADS7952 ADS7956 ADS7960	ADS7951 ADS7955 ADS7959 NO.	ADS7950 ADS7954 ADS7958	PIN NAME	I/O	FUNCTION
ADC ANALO		INO.				
8	8	8	8	AINP	1	Signal input to ADC
9	9	9	9	AINM	<u>'</u>	ADC input ground
MULTIPLEX		3	9	Allylvi	<u>'</u>	ADO Input ground
7	7	7	7	MXO	0	Multiplexer output
28	28	20	20	Ch0		Analog channels for multiplexer
27	27	19	18	Ch1	<u> </u>	7 thatog charmolo for manipoxor
26	26	18	14	Ch2	 	
25	25	17	12	Ch3	<u>-</u> -	
24	24	14	-	Ch4	1	
23	23	13	_	Ch5	<u> </u>	
22	22	12	_	Ch6	<u>:</u> 	
21	21	11	-	Ch7	i	
18	18	-	-	Ch8	i	
17	17	-	-	Ch9	<u>:</u> 	
16	16	-	-	Ch10	<u>:</u> 1	
15	15	-	-	Ch11	<u>:</u> 	
14	-	-	_	Ch12	<u> </u>	
13	_	-	-	Ch13	<u>:</u> 	
12	-	-	-	Ch14	<u>:</u> 1	
11	_	-	-	Ch15	<u>.</u>	
DIGITAL CO	NTROL SIGN	NALS			<u> </u>	
31	31	23	23	CS	I	Chip select input
32	32	24	24	SCLK	1	Serial clock input
33	33	25	25	SDI	1	Serial data input
34	34	26	26	SDO	0	Serial data output
GENERAL P		PUTS / OUTP	UTS: These p	ļ	nmable du	al functionality. Refer to Table 8 for functionality
37	37	29	29	GPIO0	I/O	General purpose input or output
J.	<i>.</i>			High alarm or High/Low alarm	0	Active high output indicating high alarm or high/low alarm depending on programming
38	38	30	30	GPIO1	I/O	General purpose input or output
				Low alarm	0	Active high output indicating low alarm
1	1	1	1	GPIO2	I/O	General purpose input or output
				Range	1	Selects range: High -> Range 2 / Low -> Range 1
2	2	2	2	GPIO3	I/O	General purpose input or output
				PD	I	Active low power down input
POWER SUF	PPLY AND G	ROUND				
5, 29	5, 29	5, 21	5, 21	+VA		Analog power supply
6, 10, 19, 20, 30	6, 10, 19, 20, 30	6, 10, 22	6, 10, 22	AGND		Analog ground
36	36	28	28	+VBD		Digital I/O supply
35	35	27	27	BDGND	_	Digital ground
NC PINS						



TERMINAL FUNCTIONS - TSSOP PACKAGES (continued)

	DEVIC	E NAME					
ADS7953 ADS7957 ADS7961	957 ADS7956 ADS7955 ADS7954		PIN NAME	1/0	FUNCTION		
	PIN	I NO.					
_	- 11, 12, 13, 15, 16 11, 13, 15, 16, 16, 17, 19		_	_	Pins internally not connected, do not float these pins		

TERMINAL FUNCTIONS - QFN PACKAGES

	DEVIC	E NAME							
ADS7953 ADS7957 ADS7961	ADS7952 ADS7956 ADS7960	ADS7951 ADS7955 ADS7959	ADS7950 ADS7954 ADS7958	PIN NAME	I/O	FUNCTION			
	PIN	NO.							
REFERENCE									
31	31	24	24	REFP	!	Reference input			
30	30	23	23	REFM	I	Reference ground			
ADC ANALO	G INPUT								
3	3	4	4	AINP	I	Signal input to ADC			
4	4	5	5	AINM	I	ADC input ground			
MULTIPLEXI	ER								
2	2	3	3	MXO	0	Multiplexer output			
20	18	13	11	Ch0	Į	Analog-input channels for multiplexer			
19	17	12	10	Ch1	1				
18	16	11	9	Ch2	I				
17	15	10	8	Ch3	1				
16	14	9	-	Ch4	ı				
15	13	8	-	Ch5	1				
14	12	7	-	Ch6	I				
13	11	6	-	Ch7	1				
12	10	-	-	Ch8	1				
11	9	=	-	Ch9	I				
10	8	-	-	Ch10	1				
9	7	-	-	Ch11	1				
8	-	-	-	Ch12	1				
7	-	-	-	Ch13	1				
6	-	=	-	Ch14	I				
5	-	-	-	Ch15	I				
DIGITAL CO	NTROL SIGN	NALS							
23	23	16	16	<u>CS</u>	ļ	Chip select input			
24	24	17	17	SCLK	I	Serial clock input			
25	25	18	18	SDI	I	Serial data input			
26	26	19	19	SDO	0	Serial data output			
GENERAL P	URPOSE INI	PUT / OUTPU	T: This pin ha	s programmable	dual functio	nality. Refer to Table 8 for functionality programming			
29	29	22	22	GPIO0	I/O	General purpose input or output			
				High alarm or High/Low alarm	0	Active high output indicating high alarm or high/low alarm depending on programming			
POWER SUF	PPLY AND G	ROUND							
21, 32	21, 32	1, 14	1, 14	+VA	_	Analog power supply			

Product Folder






SLAS605A - JUNE 2008-REVISED JANUARY 2010

TERMINAL FUNCTIONS - QFN PACKAGES (continued)


	DEVIC	E NAME							
ADS7953 ADS7957 ADS7961	ADS7952 ADS7956 ADS7960	ADS7951 ADS7955 ADS7959	ADS7950 ADS7954 ADS7958	PIN NAME	I/O	FUNCTION			
	PIN	NO.							
1, 22	1, 22	2, 15	2, 15	AGND	_	Analog ground			
28	28	21	21	+VBD	_	Digital I/O supply			
27	27	20	20	BDGND	_	Digital ground			
NC PINS									
_	5, 6, 19, 20	_	6, 7, 12, 13	_	_	Pins internally not connected, do not float these pins			



TYPICAL CHARATERISTICS (all ADS79XX Family Devices) STATIC SUPPLY CURRENT



SUPPLY VOLTAGE



www.ti.com






Figure 3.







Figure 4.

SUPPLY CURRENT

Figure 2.



SAMPLE RATE

SUPPLY CURRENT




Figure 5.

Figure 6.


Product Folder (s):

DIFFERENTIAL NONLINEARITY



TYPICAL CHARACTERISTICS (12-Bit Devices Only)

Variations for 10-bit and 8-bit devices are too small to be illustrated through the characteristic curves



DIFFERENTIAL NONLINEARITY






Figure 8.




Figure 9.

INTEGRAL NONLINEARITY vs FREE-AIR TEMPERATURE




Figure 10.




Figure 11.

OFFSET ERROR VS INTERFACE SUPPLY VOLTAGE




Figure 12.

GAIN ERROR vs SUPPLY VOLTAGE




Figure 13.

GAIN ERROR VS INTERFACE SUPPLY VOLTAGE




Figure 14.

OFFSET ERROR vs FREE-AIR TEMPERATURE






Figure 15.



Variations for 10-bit and 8-bit devices are too small to be illustrated through the characteristic curves








Figure 16.


Figure 17.

Figure 18.


SIGNAL-TO-NOISE RATIO

FREE-AIR TEMPERATURE

TOTAL HARMONIC DISTORTION vs SUPPLY VOLTAGE



SPURIOUS FREE DYNAMIC RANGE SUPPLY VOLTAGE



72





Figure 19.


Figure 20.

Figure 21.

SIGNAL-TO-NOISE + DISTORTION FREE-AIR TEMPERATURE



TOTAL HARMONIC DISTORTION FREE-AIR TEMPERATURE



SPURIOUS FREE DYNAMIC RANGE FREE-AIR TEMPERATURE





Figure 23.


Figure 24.


Product Folder In (s):



Variations for 10-bit and 8-bit devices are too small to be illustrated through the characteristic curves








SIGNAL-TO-NOISE + DISTORTION
vs
INPUT FREQUENCY
(Across Different Source Resistance

Figure 26.



TOTAL HARMONIC DISTORTION
vs
INPUT FREQUENCY
(Across Different Source Resistance
Values)




Figure 30.

100 | The control of the control

SPURIOUS FREE DYNAMIC RANGE

INPUT FREQUENCY

Figure 28.

70

10 30

90

f_{IN} - Input Frequency - KHz

110 130

Figure 29.



Variations for 10-bit and 8-bit devices are too small to be illustrated through the characteristic curves

SPURIOUS FREE DYNAMIC RANGE

vs INPUT FREQUENCY (Across Different Source Resistance Values)




Figure 31.

DIFFERENTIAL NONLINEARITY VARIATION ACROSS CHANNELS




Figure 32.

INTEGRAL NONLINEARITY VARIATION ACROSS CHANNELS




Figure 33.

OFFSET ERROR VARIATION ACROSS CHANNELS




Figure 34.

GAIN ERROR VARIATION ACROSS CHANNELS




Figure 35.

SIGNAL-TO-NOISE RATIO VARIATION ACROSS CHANNELS






Figure 36.

Product Folder



Variations for 10-bit and 8-bit devices are too small to be illustrated through the characteristic curves










Figure 37.

Figure 38.

Figure 39.









TYPICAL CHARACTERISTICS (12-Bit Devices Only)




Figure 42.




Figure 43.




Figure 44.

Product Folder Lin (s):



DETAILED DESCRIPTION

DEVICE OPERATION

The ADS7950 to ADS7961 are 12/10/8-bit multichannel devices. Figure 45, Figure 46, Figure 47, and Figure 48 show device operation timing. Device operation is controlled with CS, SCLK, and SDI. The device outputs its data on SDO.




Figure 45. Device Operation Timing Diagram

Each frame begins with the falling edge of \overline{CS} . With the falling edge of \overline{CS} , the input signal from the selected channel is sampled, and the conversion process is initiated. The device outputs data while the conversion is in progress. The 16-bit data word contains a 4-bit channel address, followed by a 12-bit conversion result in MSB first format. There is an option to read the GPIO status instead of the channel address. (Refer to Table 1, Table 2, and Table 5 for more details.)

The device selects a new multiplexer channel on the second SCLK falling edge. The acquisition phase starts on the fourteenth SCLK rising edge. On the next $\overline{\text{CS}}$ falling edge the acquisition phase will end, and the device starts a new frame.

The TSSOP packaged device has four *General Purpose IO* (GPIO) pins, QFN versions have only one GPIO. These four pins can be individually programmed as GPO or GPI. It is also possible to use them for preassigned functions, refer to Table 10. GPO data can be written into the device through the SDI line. The device refreshes the GPO data on the CS falling edge as per the SDI data written in previous frame.

Similarly the device latches GPI status on the $\overline{\text{CS}}$ falling edge and outputs the GPI data on the SDO line (if GPI read is enabled by writing DI04=1 in the previous frame) in the same frame starting with the $\overline{\text{CS}}$ falling edge.






Figure 46. Serial Interface Timing Diagram for 12-Bit Devices (ADS7950/51/52/53)




Figure 47. Serial Interface Timing Diagram for 10-Bit Devices (ADS7954/55/56/57)




Figure 48. Serial Interface Timing Diagram for 8-Bit Devices (ADS7958/59/60/61)

The falling edge of $\overline{\text{CS}}$ clocks out DO-15 (first bit of the four bit channel address), and remaining address bits are clocked out on every falling edge of SCLK until the third falling edge. The conversion result MSB is clocked out on the 4th SCLK falling edge and LSB on the 15th/13th/11th falling edge respectively for 12/10/8-bit devices. On the 16th falling edge of SCLK, SDO goes to the 3-state condition. The conversion ends on the 16th falling edge of SCLK.

The device reads a sixteen bit word on the SDI pin while it outputs the data on the SDO pin. SDI data is latched on every rising edge of SCLK starting with the 1st clock as shown in Figure 46, Figure 47, and Figure 48.

CS can be asserted (pulled high) only after 16 clocks have elapsed.





SLAS605A - JUNE 2008-REVISED JANUARY 2010

The device has two (high and low) programmable alarm thresholds per channel. If the input crosses these limits; the device flags out an alarm on GPIO0/GPIO1 depending on the GPIO program register settings (refer to Table 10). The alarm is asserted (under the alarm conditions) on the 12th falling edge of SCLK in the same frame when a data conversion is in progress. The alarm output is reset on the 10th falling edge of SCLK in the next frame.

The device offers a power-down feature to save power when not in use. There are two ways to powerdown the device. It can be powered down by writing DI05 = 1 in the mode control register (refer to Table 1, Table 2, and Table 5); in this case the device powers down on the 16th falling edge of SCLK in the next data frame. Another way to powerdown the device is through GPIO in the case of the TSSOP packaged devices . GPIO3 can act as the \overline{PD} input (refer to Table 10, to assign this functionality to $\overline{GPIO3}$). This is an asynchronous and active \overline{IOM} input. The device powers down instantaneously after $\overline{GPIO3}$ (\overline{PD}) = 0. The device will power up again on the \overline{CS} falling edge with DI05 = 0 in the mode control register and $\overline{GPIO3}$ (\overline{PD}) = 1.

CHANNEL SEQUENCING MODES

There are three modes for channel sequencing, namely *Manual mode*, *Auto-1 mode*, *Auto-2 mode*. Mode selection is done by writing into the *control register* (refer to Table 1, Table 2, and Table 5). A new multiplexer channel is selected on the second falling edge of SCLK (as shown in Figure 45) in all three modes.

Manual mode: When configured to operate in Manual mode, the next channel to be selected is programmed in each frame and the device selects the programmed channel in the next frame. On powerup or after reset the default channel is 'Channel-0' and the device is in Manual mode.

Auto-1 mode: In this mode the device scans pre-programmed channels in ascending order. A new multiplexer channel is selected every frame on the second falling edge of SCLK. There is a separate 'program register' for pre-programming the channel sequence. Table 3 and Table 4 show Auto-1 'program register' settings.

Once programmed the device retains 'program register' settings until the device is powered down, reset, or reprogrammed. It is allowed to exit and re-enter the Auto-1 mode any number of times without disturbing 'program register' settings.

The Auto-1 program register is reset to FFFF/FF/FF/F hex for the 16/12/8/4 channel devices respectively upon device powerup or reset; implying the device scans all channels in ascending order.

Auto-2 mode: In this mode the user can configure the program register to select the last channel in the scan sequence. The device scans all channels from channel 0 up to and including the last channel in ascending order. The multiplexer channel is selected every frame on the second falling edge of SCLK. There is a separate 'program register' for pre-programming of the last channel in the sequence (multiplexer depth). Table 6 lists the 'Auto-2 prog' register settings for selection of the last channel in the sequence.

Once programmed the device retains program register settings until the device is powered down, reset, or reprogrammed. It is allowed to exit and re-enter Auto-2 mode any number of times, without disturbing the 'program register' settings.

On powerup or reset the bits D9-D6 of the Auto-2 program register are reset to F/B/7/3 hex for the 16/12/8/4 channel devices respectively; implying the device scans all channels in ascending order.

DEVICE PROGRAMMING AND MODE CONTROL

The following section describes device programming and mode control. These devices feature two types of registers to configure and operate the devices in different modes. These registers are referred as 'Configuration Registers'. There are two types of 'Configuration Registers' namely 'Mode control registers' and 'Program registers'.

Mode Control Register

A 'Mode control register' is configured to operate the device in one of three channel sequencing modes, namely Manual mode, Auto-1 Mode, Auto-2 Mode. It is also used to control user programmable features like range selection, device power-down control, GPIO read control, and writing output data into the GPIO.

SLAS605A - JUNE 2008-REVISED JANUARY 2010



www.ti.com


Program Registers

The 'Program registers' are used for device configuration settings and are typically programmed once on powerup or after device reset. There are different program registers such as 'Auto-1 mode programming' for pre-programming the channel sequence, 'Auto-2 mode programming' for selection of the last channel in the sequence, 'Alarm programming' for all 16 channels (or 12,8,4 channels depending on the device) and GPIO for individual pin configuration as GPI or GPO or a pre-assigned function.

DEVICE POWER-UP SEQUENCE

The device power-up sequence is shown in Figure 49. Manual mode is the default power-up channel sequencing mode and Channel-0 is the first channel by default. As explained previously, these devices offer Program Registers to configure user programmable features like GPIO, Alarm, and to pre-program the channel sequence for Auto modes. At 'powerup or on reset' these registers are set to the default values listed in Table 1 to Table 10. It is recommended to program these registers on powerup or after reset. Once configured; the device is ready to use in any of the three channel sequencing modes namely Manual, Auto-1, and Auto-2.





- (1) The device continues its operation in Manual mode channel 0 through out the programming sequence and outputs valid conversion results. It is possible to change channel, range, GPIO by inserting extra frames in between two programming blocks. It is also possible to bypass any programming block if the user does not intent to use that feature.
- (2) It is possible to reprogram the device at any time during operation, regardless of what mode the device is in. During programming the device continues its operation in whatever mode it is in and outputs valid data.

Figure 49. Device Power-Up Sequence

OPERATING IN MANUAL MODE

The details regarding entering and running in Manual channel sequencing mode are illustrated in Figure 50. Table 1 lists the Mode Control Register settings for Manual mode in detail. Note that there are no Program Registers for manual mode.







Figure 50. Entering and Running in Manual Channel Sequencing Mode

INSTRUMENTS



SLAS605A - JUNE 2008-REVISED JANUARY 2010

Table 1. Mode Control Register Settings for Manual Mode

	D=0=T			DESCRIPTION								
BITS	RESET STATE	LOGIC STATE	FUNCTION									
DI15-12	0001	0001	Selects Manual Mode									
DI11	0	1	Enables programming of	f bits DI06-00.								
		0	Device retains values of	DI06-00 from the previous fr	ame.							
DI10-07	0000			ata represents the address of the next channel to be selected in the next frame. DI10: MSB and g. 0000 represents channel- 0, 0001 represents channel-1 etc.								
DI06	0	0	Selects 2.5V i/p range (F	Range 1)								
		1	Selects 5V i/p range (Ra	Selects 5V i/p range (Range 2)								
DI05	0	0	Device normal operation	(no powerdown)								
		1	Device powers down on	16th SCLK falling edge								
DI04	0	0	SDO outputs current charesult on DO1100.	SDO outputs current channel address of the channel on DO1512 followed by 12 bit conversion result on DO1100.								
		1		h input and output) is mappe O00 represent 12-bit convers								
			DOI5	DOI4	DOI3	DOI2						
			GPIO3 ⁽¹⁾	GPIO2 ⁽¹⁾	GPIO1 (1)	GPIO0 ⁽¹⁾						
DI03-00	0000			d as output. Device will igno		el which is configured						
			DI03	DI02	DI01	DI00						
			GPIO3 ⁽²⁾	GPIO2 ⁽²⁾	GPIO1 (2)	GPIO0 ⁽²⁾						

GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.

GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.



OPERATING IN AUTO-1 MODE

The details regarding entering and running in Auto-1 channel sequencing mode are illustrated in the flowchart in Figure 51. Table 2 lists the Mode Control Register settings for Auto-1 mode in detail.




Figure 51. Entering and Running in Auto-1 Channel Sequencing Mode

INSTRUMENTS




Table 2. Mode Control Register Settings for Auto-1 Mode

	DECET			DESCRIPTION	ON							
BITS	RESET STATE	LOGIC STATE	FUNCTION									
DI15-12	0001	0010	Selects Auto-1 Mode									
DI11	0	1	Enables programming	of bits DI10-00.								
		0	Device retains values	of DI10-00 from previous fr	ame.							
DI10	0	1	The channel counter i	s reset to the lowest progra	mmed channel in the Auto	o-1 Program Register						
		0	The channel counter i	The channel counter increments every conversion (No reset)								
DI09-07	000	xxx	Do not care									
DI06	0	0	Selects 2.5V i/p range	Selects 2.5V i/p range (Range 1)								
		1	Selects 5V i/p range (Range 2)								
DI05	0	0	Device normal operation (no powerdown)									
		1	Device powers down	on the 16th SCLK falling ed	ge							
DI04	0	0	SDO outputs current channel address of the channel on DO1512 followed by 12-bit conversion result on DO1100.									
		1		ooth input and output) is ma -DO00 represent 12-bit con								
			DO15	DO14	DO13	DO12						
			GPIO3 ⁽¹⁾	GPIO2 ⁽¹⁾	GPIO1 ⁽¹⁾	GPIO0 ⁽¹⁾						
DI03-00	0000			ured as output. Device will ig GPIO information is given		nnel which is configured						
			DI03	DI02	DI01	DI00						
			GPIO3 ⁽²⁾	GPIO2 ⁽²⁾	GPIO1 ⁽²⁾	GPIO0 ⁽²⁾						

GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only. GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.



The Auto-1 Program Register is programmed (once on powerup or <u>reset</u>) to pre-select the channels for the Auto-1 sequence. Auto-1 Program Register programming requires two \overline{CS} frames for complete programming. In the first \overline{CS} frame the device enters the Auto-1 register programming sequence and in the second frame it programs the Auto-1 Program Register. Refer to <u>Table 2</u>, <u>Table 3</u>, and <u>Table 4</u> for complete details.



NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 52. Auto-1 Register Programming Flowchart

Table 3. Program Register Settings for Auto-1 Mode

DITO	RESET		DESCRIPTION							
BITS	STATE	LOGIC STATE	FUNCTION							
FRAME 1										
DI15-12	NA	1000	Device enters Auto-1 program sequence. Device programming is done in the next frame.							
DI11-00	NA	Do not care	o not care							
FRAME 2										
DI15-00	All 1s	1 (individual bit)	A particular channel is programmed to be selected in the channel scanning sequence. The channel numbers are mapped one-to-one with respect to the SDI bits; e.g. DI15 \rightarrow Ch15, DI14 \rightarrow Ch14 DI00 \rightarrow Ch00							
		0 (individual bit)	A particular channel is programmed to be skipped in the channel scanning sequence. The channel numbers are mapped one-to-one with respect to the SDI bits; e.g. DI15 \rightarrow Ch15, DI14 \rightarrow Ch14 DI00 \rightarrow Ch00							

Table 4. Mapping of Channels to SDI Bits for 16,12,8,4 Channel Devices

Device ⁽¹⁾		SDI BITS														
	DI15	DI14	DI13	DI12	DI11	DI10	DI09	DI08	DI07	DI06	DI05	DI04	DI03	DI02	DI01	DI00
16 Chan	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0
12 Chan	Χ	Χ	Х	Χ	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0
8 Chan	Χ	Χ	Х	Χ	Χ	Х	Χ	Х	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0
4 Chan	Χ	Χ	Х	Χ	Χ	Х	Χ	Х	Х	Х	Х	Χ	1/0	1/0	1/0	1/0

(1) When operating in Auto-1 mode, the device only scans the channels programmed to be selected.



OPERATING IN AUTO-2 MODE

The details regarding entering and running in Auto-2 channel sequencing mode are illustrated in Figure 53. Table 5 lists the Mode Control Register settings for Auto-2 mode in detail.




Figure 53. Entering and Running in Auto-2 Channel Sequencing Mode




Table 5. Mode Control Register Settings for Auto-2 Mode

	DEGET			DESCRIPTION						
BITS	RESET STATE	LOGIC STATE		FUNC	ΓΙΟΝ					
DI15-12	0001	0011	Selects Auto-2 Mode							
DI11	0	1	Enables programming of	of bits DI10-00.						
		0	Device retains values of	Device retains values of DI10-00 from the previous frame.						
DI10	0	1	Channel number is rese	Channel number is reset to Ch-00.						
		0	Channel counter increm	hannel counter increments every conversion.(No reset).						
DI09-07	000	xxx	Do not care							
DI06	0	0	Selects 2.5V i/p range (Selects 2.5V i/p range (Range 1)						
		1	Selects 5V i/p range (Ra	Selects 5V i/p range (Range 2)						
DI05	0	0	Device normal operation	n (no powerdown)						
		1	Device powers down or	the 16th SCLK falling edge						
DI04	0	0	SDO outputs the current conversion result on DC	t channel address of the cha 01100.	annel on DO1512 follow	red by the 12-bit				
		1	GPIO3-GPIO0 data (both input and output) is mapped onto DO15-DO12 in the order shown below. Lower data bits DO11-DO00 represent the 12-bit conversion result of the current channel.							
			DO15	DO14	DO13	DO12				
			GPIO3 ⁽¹⁾	GPIO2 ⁽¹⁾	GPIO1 ⁽¹⁾	GPIO0 ⁽¹⁾				
DI03-00	0000	data for the channel wh	ich is configured as							
			DI03	DI02	DI01	DI00				
			GPIO3 ⁽¹⁾	GPIO2 ⁽¹⁾	GPIO1 ⁽¹⁾	GPIO0 ⁽¹⁾				

⁽¹⁾ GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.

The Auto-2 Program Register is programmed (once on powerup or reset) to pre-select the last channel (or sequence depth) in the Auto-2 sequence. Unlike Auto-1 Program Register programming, Auto-2 Program Register programming requires only 1 $\overline{\text{CS}}$ frame for complete programming. See Figure 54 and Table 6 for complete details.



NOTE: The device continues its operation in the selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 54. Auto-2 Register Programming Flowchart

SLAS605A - JUNE 2008-REVISED JANUARY 2010

Table 6. Program Register Settings for Auto-2 Mode

BITS	RESET STATE	DESCRIPTION		
		LOGIC STATE	FUNCTION	
DI15-12	NA	1001	Auto-2 program register is selected for programming	
DI11-10	NA	Do not care		
DI09-06	NA	aaaa	This 4-bit data represents the address of the last channel in the scanning sequence. During device operation in Auto-2 mode, the channel counter starts at CH-00 and increments every frame until it equals "aaaa". The channel counter roles over to CH-00 in the next frame.	
DI05-00	NA	Do not care		

CONTINUED OPERATION IN A SELECTED MODE

Once a device is programmed to operate in one of the modes, the user may want to continue operating in the same mode. Mode Control Register settings to continue operating in a selected mode are detailed in Table 7.

Table 7. Continued Operation in a Selected Mode

BITS	RESET STATE	DESCRIPTION	
		LOGIC STATE	FUNCTION
DI15-12	0001	0000	The device continues to operate in the selected mode. In Auto-1 and Auto-2 modes the channel counter increments normally, whereas in the Manual mode it continues with the last selected channel. The device ignores data on DI11-DI00 and continues operating as per the previous settings. This feature is provided so that SDI can be held low when no changes are required in the Mode Control Register settings.
DI11-00	All 'O'	Device ignores these bits when DI15-12 is set to 0000 logic state	


PROGRAMMING ALARM THRESHOLDS

There are two Alarm Program Registers per channel, one for setting the high alarm threshold and the other for setting the low alarm threshold. For ease of programming, two alarm programming registers per channel, corresponding to four consecutive channels, are assembled into one group (a total eight registers). There are four such groups for 16 channel devices and 3/2/1 such groups for 12/8/4 channel devices respectively. The grouping of the various channels for each device in the ADS79XX family is listed in Table 8. The details regarding programming the alarm thresholds are illustrated in the flowchart in Figure 55. Table 9 lists the details regarding the Alarm Program Register settings.

Table 8. Grouping of Alarm Program Registers

GROUP NO.	REGISTERS	APPLICABLE FOR DEVICE
0	High and low alarm for channel 0, 1, 2, and 3	ADS795350, ADS795754, ADS796158
1	High and low alarm for channel 4, 5, 6, and 7	ADS795351, ADS795755, ADS796159
2	High and low alarm for channel 8, 9, 10, and 11	ADS7953 and 52, ADS7957 and 56, ADS7961 and 60
3	High and low alarm for channel 12, 13, 14, and 15	ADS7953, ADS7957, ADS7961

Each alarm group requires 9 $\overline{\text{CS}}$ frames for programming their respective alarm thresholds. In the first frame the device enters the programming sequence and in each subsequent frame it programs one of the registers from the group. The device offers a feature to program less than eight registers in one programming sequence. The device exits the alarm threshold programming sequence in the next frame after it encounters the first 'Exit Alarm Program' bit high.



NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 55. Alarm Program Register Programming Flowchart

Table 9. Alarm Program Register Settings

Table 9. Alarm Program Register Settings					
BITS	RESET STATE	DESCRIPTION			
		LOGIC STATE	FUNCTION		
FRAME 1					
DI15-12	NA	1100	Device enters 'alarm programming sequence' for group 0		
		1101	Device enters 'alarm programming sequence' for group 1		
		1110	Device enters 'alarm programming sequence' for group 2		
		1111	Device enters 'alarm programming sequence' for group 3		
Note: DI1: format.	5-12 = 11bb is the a	larm progra	imming request for group bb. Here 'bb' represents the alarm programming group number in binary		
DI11-14	NA	Do not care			
FRAME 2 AND ONWARDS					

Product Folder



SLAS605A - JUNE 2008-REVISED JANUARY 2010

Table 9. Alarm Program Register Settings (continued)

		DESCRIPTION							
BITS	RESET STATE	LOGIC STATE	FUNCTION						
DI15-14	NA	СС	Where "cc" represents the lower two bits of the channel number in binary format. The device programs the alarm for the channel represented by the binary number "bbcc". Note that "bb" is programmed in the first frame.						
DI13	NA	1	High alarm register selection						
		0	Low alarm register selection						
DI12	NA	0	Continue alarm programming sequence in next frame						
		1	Exit Alarm Programming in the next frame. Note: If the alarm programming sequence is not terminated using this feature then the device will remain in the alarm programming sequence state and all SDI data will be treated as alarm thresholds.						
DI11-10	NA	xx	Do not care						
DI09-00	All ones for high alarm register and all zeros for low alarm register low alarm register word of the 12-bit conversion result. The device sets off an alarm when the conversion result. The device sets off an alarm when the conversion result are lower low alarm register word of the 12-bit conversion result. The device sets off an alarm when the conversion result are lower								

PROGRAMMING GPIO REGISTERS


NOTE

GPIO 1 to 3 are available only in TSSOP packaged devices. The QFN device offers 'GPIO 0' only. As a result, all references related to 'GPIO 0' only are valid in the case of QFN package devices.

The device has four General Purpose Input and Output (GPIO) pins. Each of the four pins can be independently programmed as General Purpose Output (GPO) or General Purpose Input (GPI). It is also possible to use the GPIOs for some pre-assigned functions (refer to Table 10 for details). GPO data can be written into the device through the SDI line. The device refreshes the GPO data on every \overline{CS} falling edge as per the SDI data written in the previous frame. Similarly, the device latches GPI status on the \overline{CS} falling edge and outputs it on SDO (if GPI is read enabled by writing DI04 = 1 during the previous frame) in the same frame starting on the \overline{CS} falling edge.

The details regarding programming the GPIO registers are illustrated in the flowchart in Figure 56. Table 10 lists the details regarding GPIO Register programming settings.





NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 56. GPIO Program Register Programming Flowchart

Table 10. GPIO Program Register Settings

	RESET	DESCRIPTION							
BITS	STATE	LOGIC STATE	FUNCTION						
DI15-12	NA	0100	Device selects GPIO Program Registers for programming.						
DI11-10	00	00	Do not program these bits to any logic state other than '00'						
DI09	0	1	Device resets all registers in the next $\overline{\text{CS}}$ frame to the reset state shown in the corresponding tables (it also resets itself).						
		0	Device normal operation						
DI08	0	1	Device configures GPIO3 as the device power-down input.						
		0	GPIO3 remains general purpose I or O. Program 0 for QFN packaged devices.						
DI07	0	1	Device configures GPIO2 as device range input.						
		0	GPIO2 remains general purpose I or O. Program 0 for QFN packaged devices.						
DI06-04	000	000	GPIO1 and GPIO0 remain general purpose I or O. Valid setting for QFN packaged devices.						
		xx1	Device configures GPIO0 as 'high or low' alarm output. This is an active high output. GPIO1 remains general purpose I or O. Valid setting for QFN packaged devices.						
		010	Device configures GPIO0 as high alarm output. This is an active high output. GPIO1 remains general purpose I or O. Valid setting for QFN packaged devices.						
		100	Device configures GPIO1 as low alarm output. This is an active high output. GPIO0 remains general purpose I or O. Setting not allowed for QFN packaged devices.						
		110	Device configures GPIO1 as low alarm output and GPIO0 as a high alarm output. These are active high outputs. Setting not allowed for QFN packaged devices.						
Note: The	following s	ettings are	valid for GPIO which are not assigned a specific function through bits DI0804						
DI03	0	1	GPIO3 pin is configured as general purpose output. Program 1 for QFN packaged devices.						
		0	GPIO3 pin is configured as general purpose input. Setting not allowed for QFN packaged devices.						
DI02	0	1	GPIO2 pin is configured as general purpose output. Program 1 for QFN packaged devices.						
		0	GPIO2 pin is configured as general purpose input. Setting not allowed for QFN packaged devices.						
DI01	0	1	GPIO1 pin is configured as general purpose output. Program 1 for QFN packaged devices.						
		0	GPIO1 pin is configured as general purpose input. Setting not allowed for QFN packaged devices.						
DI00	0	1	GPIO0 pin is configured as general purpose output. Valid setting for QFN packaged devices.						

Product Folder





SLAS605A - JUNE 2008-REVISED JANUARY 2010

Table 10. GPIO Program Register Settings (continued)

	DECET		DESCRIPTION
BITS	RESET STATE	LOGIC STATE	FUNCTION
		0	GPIO0 pin is configured as general purpose input. Valid setting for QFN packaged devices.




APPLICATION INFORMATION

ANALOG INPUT

The ADS79XX device family offers 12/10/8-bit ADCSs with 16/12/8/4 channel multiplexers for analog input. The multiplexer output is available on the MXO pin. AINP is the ADC input pin. The devices offers flexibility for a system designer as both signals are accessible esternally.

Typically it is convenient to short MXO to the AINP pin so that signal input to each multiplexer channel can be processed independently. In this condition it is recommended to limit source impedance to 50Ω or less. Higher source impedance may affect the signal settling time after a multiplexer channel change. This condition can affect linearity and total harmonic distortion.




GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers 'GPIO 0' only. As a result all references related to 'GPIO 0' only are valid in case of QFN package devices.

Figure 57. Typical Application Diagram Showing MXO Shorted to AINP

Another option is to add a common ADC driver buffer between the MXO and AINP pins. This relaxes the restriction on source impedance to a large extent. Refer to the typical characteristics section for the effect of source impedance on device performance. The typical characteristics show that the device has respectable performance with up to $1k\Omega$ source impedance. This topology (including a common ADC driver) is useful when all channel signals are within the acceptable range of the ADC. In this case the user can save on signal conditioning circuit for each channel.





GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers 'GPIO 0' only. As a result all references related to 'GPIO 0' only are valid in case of QFN package devices.

Figure 58. Typical Application Diagram Showing Common Buffer/PGA for all Channels

When the converter samples an input, the voltage difference between AINP and AGND is captured on the internal capacitor array. The (peak) input current through the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. The current into the ADS79XX charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. When the converter goes into hold mode, the input impedance is greater than 1 $G\Omega$.

Care must be taken regarding the absolute analog input voltage. To maintain linearity of the converter, the Ch0 .. Chn and AINP inputs should be within the limits specified. Outside of these ranges, converter linearity may not meet specifications.




Figure 59. ADC and Mux Equivalent Circuit

REFERENCE

The ADS79XX can operate with an external 2.5V \pm 10mV reference. A clean, low noise, well-decoupled reference voltage on the REF pin is required to ensure good performance of the converter. A low noise band-gap reference like the REF5025 can be used to drive this pin. A 10- μ F ceramic decoupling capacitor is required between the REF and GND pins of the converter. The capacitor should be placed as close as possible to the pins of the device.

POWER SAVING

The ADS79XX devices offer a power-down feature to save power when not in use. There are two ways to powerdown the device. It can be powered down by writing DI05 = 1 in the Mode Control register (refer to Table 1, Table 2 and Table 5); in this case the device powers down on the 16th falling edge of SCLK in the next data frame. Another way to powerdown the device is through GPIO. GPIO3 can act as a \overline{PD} input (refer to Table 10, for assigning this functionality to $\overline{GPIO3}$). This is an asynchronous and active \overline{IOM} input. The device powers down instantaneously after $\overline{GPIO3}$ (\overline{PD}) = 0. The device will powerup again on the \overline{CS} falling edge while DI05 = 0 in the Mode Control register and $\overline{GPIO3}$ (\overline{PD}) = 1.

DIGITAL OUTPUT

As discussed previously in the Device Operation section, the digital output of the ADS79XX devices is SPI compatible. The following table lists the output codes corresponding to various analog input voltages.

Table 11. Ideal Input Voltages and Output Codes for 12-Bit Devices (ADS7950/51/52/53)

DESCRIPTION		ANALOG VALUE	DIGITAL OUTF	TUT
Full scale range	Range 1 \rightarrow V _{ref}	Range 2 → 2xV _{ref}	STRAIGHT BIN	ARY
Least significant bit (LSB)	V _{ref} /4096	2V _{ref} /4096	BINARY CODE	HEX CODE
Full scale	V _{ref} – 1 LSB	2V _{ref} – 1 LSB	1111 1111 1111	FFF
Midscale	V _{ref} /2	V _{ref}	1000 0000 0000	800
Midscale – 1 LSB	V _{ref} /2 – 1 LSB	V _{ref} – 1 LSB	0111 1111 1111	7FF
Zero	0 V	0 V	0000 0000 0000	000

Table 12. Ideal Input Voltages and Output Codes for 10-Bit Devices (ADS7954/55/56/57)

DESCRIPTION		ANALOG VALUE	DIGITAL OUT	PUT
Full scale range	Range 1 \rightarrow V _{ref}	Range $2 \rightarrow 2xV_{ref}$	STRAIGHT BII	NARY
Least significant bit (LSB)	V _{ref} /1024	2V _{ref} /1024	BINARY CODE	HEX CODE
Full scale	V _{ref} – 1 LSB	2V _{ref} – 1 LSB	11 1111 1111	3FF
Midscale	V _{ref} /2	V_{ref}	10 0000 0000	200
Midscale – 1 LSB	V _{ref} /2 – 1 LSB	V _{ref} – 1 LSB	01 1111 1111	1FF
Zero	0 V	0 V	00 0000 0000	000



INSTRUMENTS

ADS7958, ADS7959, ADS7960, ADS7961

SLAS605A - JUNE 2008-REVISED JANUARY 2010

Table 13. Ideal Input Voltages and Output Codes for 8-Bit Devices (ADS7958/59/60/61)


DESCRIPTION		ANALOG VALUE	DIGITAL OUT	PUT
Full scale range	Range 1 \rightarrow V _{ref}	Range 2 \rightarrow 2xV _{ref}	STRAIGHT BI	NARY
Least significant bit (LSB)	V _{ref} /256	2V _{ref} /256	BINARY CODE	HEX CODE
Full scale	V _{ref} – 1 LSB	2V _{ref} – 1 LSB	1111 1111	FF
Midscale	V _{ref} /2	V _{ref}	1000 0000	80
Midscale – 1 LSB	V _{ref} /2 - 1 LSB	V _{ref} – 1 LSB	0111 1111	7F
Zero	0 V	0 V	0000 0000	00



REVISION HISTORY

Cł	nanges from Original (June 2008) to Revision A	Page
•	Added QFN information to Features	1
•	Added QFN information to Description	1
•	Added QFN information to 12-bit ordering information	3
•	Added QFN information to 10-bit ordering information	3
•	Added QFN information to 8-bit ordering information	4
•	Changed thermal impedance for DBT package in absolute maximum ratings	4
•	Changed thermal impedance for RHB package in absolute maximum ratings	4
•	Changed thermal impedance for RGE package in absolute maximum ratings	4
•	Added V _{ref} = 2.5 V ± 0.1 V to ELECTRICAL CHARACTERISTICS, ADS7950/51/52/53	5
•	Added while 2Vref ≤ +VA to full-scale input span range 2 test conditions	5
•	Added while 2Vref ≤ +VA to full-scale input span range 2 test conditions	5
•	Added Total unadjusted error (TUE) specification	5
•	Changed reference voltage at REFP min and max values	
•	Added V _{ref} = 2.5 V ± 0.1 V to ELECTRICAL CHARACTERISTICS, ADS7950/51/52/53	
•	Added Note to ELECTRICAL CHARACTERISTICS, ADS7950/51/52/53	
•	Added V _{ref} = 2.5 V ± 0.1 V to ELECTRICAL CHARACTERISTICS, ADS7954/55/56/57 test conditions	
•	Added while 2Vref ≤ +VA to full-scale input span range 2 test conditions	
•	Added while 2Vref ≤ +VA to full-scale input span range 2 test conditions	
•	Added $V_{ref} = 2.5 \text{ V} \pm 0.1 \text{ V}$ to ELECTRICAL CHARACTERISTICS, ADS7954/55/56/57 test conditions	
•	Changed V _{ref} reference voltage at REFP min value from 2.49 V to 2.0 V	
•	Changed V _{ref} reference voltage at REFP max value from 2.51 V to 3.0 V	
•	Added $V_{ref} = 2.5 \text{ V} \pm 0.1 \text{ V}$ to ELECTRICAL CHARACTERISTICS, ADS7954/55/56/57 test conditions	
•	Added V _{ref} = 2.5 V ± 0.1 V to ELECTRICAL CHARACTERISTICS, ADS7958/59/60/61 test conditions	
•	Added while 2Vref ≤ +VA to full-scale input span range 2 test conditions	
•	Added while 2Vref ≤ +VA to full-scale input span range 2 test conditions	
•	Changed V _{ref} reference voltage at REFP min value from 2.49 V to 2.0 V	
•	Changed V _{ref} reference voltage at REFP max value from 2.51 V to 3.0 V	
•	Added V _{ref} = 2.5 V ± 0.1 V to ELECTRICAL CHARACTERISTICS, ADS7958/59/60/61 test conditions	
•	Changed t _{su1} values from max to min	
•	Changed t _{su2} values from max to min	
•	Changed VEE to AGND and VCC to +VA on 38-pin TSSOP pinout	
•	Added QFN pinout	
•	Added QFN pinout	
•	Added QFN pinout	
•	Added QFN pinout	
•	Added terminal functions for QFN packages	
•	Changed ADS7950/4/8 QFN package MXO pin from 7 to 3	
•	Added TOTAL UNADJUSTED ERROR (TUE Max) graph	
•	Added TOTAL UNADJUSTED ERROR (TUE Min) graph	
•	Changed GPIO pins description	
•	Added device powerdown through GPIO in the case of the TSSOP packaged devices	
•	Added note to Table 1	
•	Added note to Table 1	

Product Folder





www.ti.com

SLAS605A - JUNE 2008-REVISED JANUARY 2010

•	Added note to Table 2	3
•	Added note to Table 2	3
•	Added note to Table 5	34
•	Changed DI12 = 1? from No or No to Yes or No in Figure 55	30
•	Added note to Programming GPIO Registers description	3
•	Added QFN information to Table 10	38
•	Added note to Figure 57	40
•	Added note to Figure 58	4



www.ti.com 26-Feb-2010

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
ADS7950SBDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7950SBDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7950SBDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7950SBDBTRG4	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7950SBRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7950SBRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7950SDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7950SDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7950SDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7950SDBTRG4	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7950SRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7950SRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7951SBDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7951SBDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7951SBDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7951SBDBTRG4	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7951SBRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7951SBRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7951SDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7951SDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7951SDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7951SDBTRG4	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7951SRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7951SRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7952SBDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR



www.ti.com

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ADS7952SBDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7952SBDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7952SBDBTRG4	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7952SBRHBR	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7952SBRHBT	ACTIVE	QFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7952SDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7952SDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7952SDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7952SDBTRG4	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7952SRHBR	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7952SRHBT	ACTIVE	QFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7953SBDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7953SBDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7953SBDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7953SBDBTRG4	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7953SBRHBR	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7953SBRHBT	ACTIVE	QFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7953SDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7953SDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7953SDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7953SDBTRG4	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7953SRHBR	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7953SRHBT	ACTIVE	QFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7954SDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7954SDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7954SDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

26-Feb-2010



www.ti.com 26-Feb-2010

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ADS7954SDBTRG4	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7954SRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7954SRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7955SDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7955SDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7955SDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7955SDBTRG4	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
ADS7955SRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7955SRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7956SDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
ADS7956SDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
ADS7956SDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7956SDBTRG4	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
ADS7956SRHBR	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7956SRHBT	ACTIVE	QFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7957SDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
ADS7957SDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
ADS7957SDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7957SDBTRG4	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7957SRHBR	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7957SRHBT	ACTIVE	QFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7958SDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7958SDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
ADS7958SDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7958SDBTRG4	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7958SRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR



www.ti.com

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ADS7958SRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7959SDBT	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7959SDBTG4	ACTIVE	TSSOP	DBT	30	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7959SDBTR	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7959SDBTRG4	ACTIVE	TSSOP	DBT	30	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7959SRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7959SRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7960SDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7960SDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7960SDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7960SDBTRG4	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7960SRHBR	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7960SRHBT	ACTIVE	QFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7961SDBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7961SDBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7961SDBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7961SDBTRG4	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7961SRHBR	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS7961SRHBT	ACTIVE	QFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

 $^{^{(1)}}$ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and

26-Feb-2010

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



www.ti.com 26-Feb-2010


package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-220.




THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGE (S-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



RHB (S-PQFP-N32)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D The Package thermal pad must be soldered to the board for thermal and mechanical performance. See product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.




THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio **Data Converters** dataconverter.ti.com Automotive www.ti.com/automotive **DLP® Products** www.dlp.com Communications and www.ti.com/communications Telecom DSP Computers and www.ti.com/computers dsp.ti.com Peripherals Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps Interface interface.ti.com **Energy** www.ti.com/energy Industrial www.ti.com/industrial Logic logic.ti.com Power Mgmt power.ti.com Medical www.ti.com/medical Microcontrollers microcontroller.ti.com www.ti.com/security Security **RFID** www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense Defense RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video www.ti.com/wireless-apps Wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated

