

Data sheet acquired from Harris Semiconductor SCHS039C – Revised September 2003

CMOS Quad True/Complement Buffer

High Voltage Types (20-Volt Rating)

complement buffers consisting of n- and p-channel units having low channel resistance and high current (sourcing and sinking) capability. The CD4041UB is intended for use as a buffer, line driver, or CMOS-to-TTL driver, it can be used as an ultra-low power resistor-network driver for A/D and D/A conversion, as a transmission-line driver, and in other applications where high noise immunity and low power dissipation are primary design requirements.

The CD4041UB types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).


CD4041UB Types


Features:

- Balanced sink and source current; approximately 4 times standard "B" drive
- Equalized delay to true and complement outputs
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- High current source/sink driver
- **CMOS-to-DTL/TTL Converter Buffer**
- Display driver
- MOS clock driver
- Resistor network driver (Ladder or weighted R)
- Buffer
- Transmission line driver





92CS-20755R1

TOP VIEW TERMINAL ASSIGNMENT




Fig.1 - Schematic diagram 1 of 4 buffers.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLINGE HANGE, (VDD)	
Voltages referenced to VSS Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to Vnn +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW
For T _A = +100°C to +125°C	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	•
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Packa	ge Types)
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tatg)	
LEAD TEMPERATURE (DURING SOLDERING):	

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following range:

CHARACTERISTIC	LIN	UNITS	
	Min.	Max.	
Supply-Voltage Range (For TA=Full Package- Temperature Range)	3	18	٧




Fig.2 - Typical output low (sink) current characteristics.




Fig.3 — Minimum low (sink) current characteristics.




Fig.4 — Typical output high (source) current characteristics.

CD4041UB Types

STATIC ELECTRICAL CHARACTERISTICS

										1.44
CONE	OITION		LIM	LIMITS AT INDICATED TE				MPERATURES (°C)		
v _o	VIN	v_{DD}	· · · · ·					+25		
(V)	(V)	(V)	–55	-40	+85	+125	Min.	Тур.	Max.	
_	0,5	5	1	1	30	30		0.02	. 1	
	0,10			.2			_			μΑ
<u> </u>							·			μ
	0,20	20	20	20	600	600	_	0.04	20	
				_	_					
					4					
	,				15.5					mA
							-1.6		,-T	.,,,,
					-5.3	_	-6.4		_	
9.5	0,10		-6.25	5.6	-4			_10		
13.5	0,15	15	-24	-23	-15.5	-13	-19	-38	_	
		_								
-							-			
-	0,15	15		0.0)5		_	0	0.05	l v
·										`
	0,5	5		4.9	95		4.95	5	_	
·	0,10	10	L	9.9	95	1	9.95	10		
_	0,15	15		14.	95		14.95	15	_	
0.5,4.5		5		-1					1	
1,9		10			2		_		2	
1.5,13.5	— ·	15		2	.5		-	-	2.5	v.
0.5,4.5	. —	5	4			4	_	-] •	
1,9	_	10	8			8	-	_]	
1.5,13.5	_	15		12.	5		12.5		_	
				14				_	1	
-	0,18	18	±0.1	±0.1		±1	-	±10 ⁻⁵	±0.1	μΑ
							<u> </u>			
	VO (V)	VO (V) (V) - 0,5 - 0,10 - 0,15 - 0,20 0.4 0,5 0.5 0,10 1.5 0,15 4.6 0,5 2.5 0,5 9.5 0,10 13.5 0,15 - 0,5 - 0,10 - 0,15 - 0,5 - 0,10 - 0,15 0.5,4.5 - 0,15 1,9 - 1.5,13.5 - 0	(V) (V) (V) - 0,5 5 - 0,10 10 - 0,15 15 - 0,20 20 0.4 0,5 5 0.5 0,10 10 1.5 0,15 15 4.6 0,5 5 2.5 0,5 5 9.5 0,10 10 13.5 0,15 15 - 0,15 15 - 0,10 10 - 0,15 15 - 0,10 10 - 0,15 15 0.5,4.5 - 5 1,9 - 10 1.5,13.5 - 15 0.5,4.5 - 5 1,9 - 10 1.5,13.5 - 15	VO (V) VIN (V) VDD (V) -55 - 0,5 5 1 - 0,10 10 2 - 0,15 15 4 - 0,20 20 20 0.4 0,5 5 2.1 0.5 0,10 10 6.25 1.5 0,15 15 24 4.6 0,5 5 -2.1 2.5 0,5 5 -2.1 2.5 0,5 5 -2.1 2.5 0,5 5 -2.1 2.5 0,5 5 -2.1 2.5 0,5 5 -2.1 2.5 0,5 5 -2.1 2.5 0,5 5 -2.1 2.5 0,5 5 -2.1 2.5 0,10 10 -6.25 3.5 0,15 15 -24 - 0,15 15 -24	VO (V) VIN (V) VDD (V) -55 -40 - 0,5 5 1 1 - 0,10 10 2 .2 - 0,15 15 4 .4 - 0,20 20 20 20 0.4 0,5 5 2.1 1.8 0.5 0,10 10 6.25 5.6 1.5 0,15 15 24 23 4.6 0,5 5 -2.1 -1.8 2.5 0,5 5 -2.1 -1.8 2.5 0,5 5 -8.4 -6.7 9.5 0,10 10 -6.25 -5.6 13.5 0,15 15 -24 -23 - 0,5 5 0.0 -0.25 -5.6 13.5 0,15 15 -24 -23 - 0,10 10 0.6 -0.6 - 0,15	VO (V) VIN (V) VDD (V) -55 -40 +85 - 0,5 5 1 1 30 - 0,10 10 2 .2 60 - 0,15 15 4 4 120 - 0,20 20 20 20 600 0.4 0,5 5 2.1 1.8 1.3 0.5 0,10 10 6.25 5.6 4 1.5 0,15 15 24 23 15.5 4.6 0,5 5 -2.1 -1.8 -1.3 2.5 0,5 5 -2.1 -1.8 -1.3 2.5 0,5 5 -2.1 -1.8 -1.3 2.5 0,5 5 -2.1 -1.8 -1.3 2.5 0,5 5 -8.4 -6.7 -5.3 9.5 0,15 15 -2.2 -2.5 -6.2 -5.6	VO (V) VIN (V) VDD (V) -55 -40 +85 +125 - 0,5 5 1 1 30 30 - 0,10 10 2 .2 60 60 - 0,15 15 4 .4 120 120 - 0,20 20 20 20 600 600 0.4 0,5 5 2.1 1.8 1.3 1.2 0.5 0,10 10 6.25 5.6 4 3.5 1.5 0,15 15 24 23 15,5 13 4.6 0,5 5 -2.1 -1.8 -1.3 -1.2 2.5 0,5 5 -2.1 -1.8 -1.3 -1.2 2.5 0,5 5 -2.1 -1.8 -1.3 -1.2 2.5 0,15 15 -2.4 -2.3 -15.5 -13 - 0,15 <td< td=""><td>VO (V) VIN (V) VDD (V) -55 -40 +85 +125 Min. - 0,5 5 1 1 30 30 - - 0,10 10 2 .2 60 60 - - 0,15 15 4 .4 120 120 - - 0,20 20 20 20 600 600 - - 0,20 20 20 20 600 600 - - 0,20 20 20 600 600 - - 0,20 20 20 600 600 - - 0,5 5 2.1 1.8 1.3 1.2 1.6 0.5 0,15 15 24 23 15,5 13 39. 4.6 0,5 5 -2.1 -1.8 -1.3 -1.2 -1.6 2.5 0,5 5</td><td>VO (V) ViN (V) VD (V) -55 -40 +85 +125 Min. Typ. - 0,5 5 1 1 30 30 - 0.02 - 0,10 10 2 .2 60 60 - 0.02 - 0,15 15 4 4 120 120 - 0.02 - 0,20 20 20 600 600 600 - 0.02 - 0,20 20 20 600 600 - 0.02 - 0,20 20 20 600 600 - 0.02 - 0,20 20 20 600 600 - 0.02 - 0,5 5 2.1 1.8 1.3 1.2 1.6 3.2 0.5 0.15 15 24 23 15,5 13 19. 38 4.6 0.5 <td< td=""><td>VO (V) VIN (V) VDD (V) -40 +85 +125 Min. Typ. Max. - 0,5 5 1 1 30 30 - 0.02 1 - 0,10 10 2 .2 60 60 - 0.02 2 - 0,20 20 20 20 600 600 - 0.02 4 - 0,20 20 20 20 600 600 - 0.04 20 0.4 0,5 5 2.1 1.8 1.3 1.2 1.6 3.2 - 0.5 0,10 10 6.25 5.6 4 3.5 5 10 - 1.5 0,15 15 24 23 15.5 13 19 38 - 4.6 0,5 5 -2.1 -1.8 -1.3 -1.2 -1.6 -3.2 - 9.5 <</td></td<></td></td<>	VO (V) VIN (V) VDD (V) -55 -40 +85 +125 Min. - 0,5 5 1 1 30 30 - - 0,10 10 2 .2 60 60 - - 0,15 15 4 .4 120 120 - - 0,20 20 20 20 600 600 - - 0,20 20 20 20 600 600 - - 0,20 20 20 600 600 - - 0,20 20 20 600 600 - - 0,5 5 2.1 1.8 1.3 1.2 1.6 0.5 0,15 15 24 23 15,5 13 39. 4.6 0,5 5 -2.1 -1.8 -1.3 -1.2 -1.6 2.5 0,5 5	VO (V) ViN (V) VD (V) -55 -40 +85 +125 Min. Typ. - 0,5 5 1 1 30 30 - 0.02 - 0,10 10 2 .2 60 60 - 0.02 - 0,15 15 4 4 120 120 - 0.02 - 0,20 20 20 600 600 600 - 0.02 - 0,20 20 20 600 600 - 0.02 - 0,20 20 20 600 600 - 0.02 - 0,20 20 20 600 600 - 0.02 - 0,5 5 2.1 1.8 1.3 1.2 1.6 3.2 0.5 0.15 15 24 23 15,5 13 19. 38 4.6 0.5 <td< td=""><td>VO (V) VIN (V) VDD (V) -40 +85 +125 Min. Typ. Max. - 0,5 5 1 1 30 30 - 0.02 1 - 0,10 10 2 .2 60 60 - 0.02 2 - 0,20 20 20 20 600 600 - 0.02 4 - 0,20 20 20 20 600 600 - 0.04 20 0.4 0,5 5 2.1 1.8 1.3 1.2 1.6 3.2 - 0.5 0,10 10 6.25 5.6 4 3.5 5 10 - 1.5 0,15 15 24 23 15.5 13 19 38 - 4.6 0,5 5 -2.1 -1.8 -1.3 -1.2 -1.6 -3.2 - 9.5 <</td></td<>	VO (V) VIN (V) VDD (V) -40 +85 +125 Min. Typ. Max. - 0,5 5 1 1 30 30 - 0.02 1 - 0,10 10 2 .2 60 60 - 0.02 2 - 0,20 20 20 20 600 600 - 0.02 4 - 0,20 20 20 20 600 600 - 0.04 20 0.4 0,5 5 2.1 1.8 1.3 1.2 1.6 3.2 - 0.5 0,10 10 6.25 5.6 4 3.5 5 10 - 1.5 0,15 15 24 23 15.5 13 19 38 - 4.6 0,5 5 -2.1 -1.8 -1.3 -1.2 -1.6 -3.2 - 9.5 <

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C, Input t, tf = 20 ns, CL = 50 pF, RL = 200 k Ω

	COND	ITIONS	LII		
CHARACTERISTIC		V _{DD} Volts	Тур.	Max.	UNITS
Propagation Delay Time:		5	60	120	
tPHL,	1	10	35	70	ns
tPLH		15	25	50	
		5	40	80	
Transition Time TTHL		10	20	40	ns
т⊾н	1	15	15	30	
Input Capacitance CIN	Any	Input	15	22.5	ρF




Fig.5 - Minimum output high (source) current characteristics.




Fig.6 — Typical propagation delay time vs. load capacitance.




Fig.7 — Typical transition time vs. load capacitance.




Fig.8 — Minimum and maximum transfer characteristics — true output.




Fig.9 — Minimum and maximum transfer characteristics — complement output,




Fig. 11 — Typical power dissipation vs frequency per output pair.




Fig.13 - Input voltage test circuit.




Fig. 10 — Typical power dissipation vs. input rise & fall time per output pair.




Fig. 12 - Quiescent device current test circuit.





Fig. 14 - Input-leakage-current test circuit.

Dimensions and pad layout for the CD4041UBH



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated Grid graduations are in mils (10^{-3} inch).



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD4041UBE	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4041UBEE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4041UBF	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
CD4041UBF3A	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
CD4041UBM	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4041UBM96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4041UBM96E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4041UBM96G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4041UBME4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4041UBMG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4041UBMT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4041UBMTE4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4041UBMTG4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4041UBPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4041UBPWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4041UBPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4041UBPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4041UBPWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4041UBPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 6-Aug-2010


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4041UBM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4041UBMT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4041UBPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1




www.ti.com 6-Aug-2010



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4041UBM96	SOIC	D	14	2500	346.0	346.0	33.0
CD4041UBMT	SOIC	D	14	250	346.0	346.0	33.0
CD4041UBPWR	TSSOP	PW	14	2000	346.0	346.0	29.0

14 LEADS SHOWN



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

www.BDTIC.com/TI

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

 $\begin{tabular}{ll} B. & This drawing is subject to change without notice. \end{tabular}$

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.


Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

RF/IF and ZigBee® Solutions www.ti.com/lprf

Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	<u>power.ti.com</u>	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

