

# 具有可编程固定增益的 2Vrms DirectPath™ 线路驱动器

查询样品: DRV612

#### 特性

#### DirectPath™

- 消除了噼啪声/喀哒声
- 免除了输出隔直流电容器

RUMENTS

- 3V 至 3.6V 电源电压
- 低噪声及THD
  - SNR > 105dB (在—1x 增益条件下)
  - 典型 Vn < 12μVms (在 20Hz 至 20kHz 频率 范围内和
    - -1x 增益条件下)
  - THD + N < 0.003% (在 10kΩ 负载和 —1x 增益条件下)
- 可为 600Ω 负载提供 2Vrms 输出电压
- 单端输入和输出
- 可编程增益选择减少了组件的数量
  - 13x 增益值
- 具有大于 80 dB 衰减的有源静音
- 具短路和热保护功能
- ±8 kV HBM ESD 保护输出

#### 应用

- PDP / LCD TV
- DVD 播放机
- 迷你型/微型组合音响系统

DirectPath is a trademark of Texas Instruments.

• 声卡

#### 说明

DRV612 是一款单端、2Vrms 立体声线路驱动器,专为缩减组件数量、板级空间和成本而设计。 对于那些将尺寸和成本作为关键设计参数的单电源电子产品而言,该器件是理想的选择。


DRV612 既不需要采用一个高于 3.3V 的电源来产生其 5.6V<sub>DD</sub> 输出,也不需要一个分离轨电源。

DRV612 的设计运用了 TI 的 DirectPath 专利技术,集成了一个充电泵以产生一个负电源轨,可提供一个干净、无噼啪声的接地偏置输出。 DRV612 能够向一个600Ω 负载输送 2Vrms 驱动电压。 另外,DirectPath技术还允许去除昂贵的输出隔直流电容器。

该器件具有固定增益单端输入和一个增益选择引脚。通过在该引脚上使用单个电阻器,设计人员就能够从13种内部可编程增益设定值中进行选择,以使线路驱动器与编解码器输出电平相匹配。另外,它还削减了组件数量和板级空间。

线路输出具有 ±8 kV HBM ESD 保护等级,从而实现了简单的 ESD 保护电路。 DRV612 内置了具有大于 80 dB 衰减的有源静音控制功能电路,用于实现无噼啪声的静音接通/关断控制。

DRV612 采用 14 引脚 TSSOP 封装和 16 引脚 QFN 封装。 如需一款具有兼容焊脚的立体声头戴式耳机驱动器,请查阅 TPA6139A2 的文档资料 (SLOS700)。



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **GENERAL INFORMATION**

#### **TERMINAL ASSIGNMENT**

The DRV612 is available in package:

• 14-pin TSSOP package (PW) or 16-pin QFN package (RGT)




#### **PIN FUNCTIONS**

1 114 1 0140 110140								
	PIN		FUNCTION <sup>(1)</sup>	DESCRIPTION				
NAME	PW NO.	RGT NO.						
-IN_L	1	16	1	Negative input, left channel				
OUT_L	2	1	0	Output, left channel				
GND	3, 11	2, 3, 10	Р	Ground				
MUTE	4	4	1	MUTE, active low				
VSS	5	5	0	Change Pump negative supply voltage				
CN	6	6	I/O	Charge Pump flying capacitor negative connection				
NC	7, 8	7. 14, 15		No internal connection				
СР	9	8	I/O	Charge Pump flying capacitor positive connection				
VDD	10	9	Р	Supply voltage, connect to positive supply				
GAIN	12	11	1	Gain set programming pin; connect a resistor to ground. See 表 1 for recommended resistor values				
OUT_R	13	12	0	Output, right channel				
-IN_R	14	13	I	Negative input, right channel				
Thermal Pad	n/a	Thermal Pad	Р	Connect to ground				

(1) I = input, O = output, P = power



#### SYSTEM BLOCK DIAGRAM



## ORDERING INFORMATION(1)

T <sub>A</sub>	PACKAGE	DESCRIPTION		
-40°C to 85°C	DRV612PW	14-pin TSSOP		
-40 C to 65 C	DRV612RGT	16-pin QFN		

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

#### THERMAL INFORMATION

	THERMAL METRIC <sup>(1)</sup>	DRV612	DRV612	LINUTO
	THERMAL METRIC	RGT (16-Pin)	PW (14-Pin)	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance	52	130	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	71	49	
$\theta_{JB}$	Junction-to-board thermal resistance	26	63	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.0	3.6	C/VV
ΨЈВ	Junction-to-board characterization parameter	26	62	
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



## ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			VA	LUE	UNIT
			MIN	MAX	
	VDD to GND		-0.3	4	
Voltage range	V <sub>I</sub> , Input volta	ge	VSS - 0.3	VDD + 0.3	V
	MUTE to GND		-0.3	VDD + 0.3	
T	Maximum ope	rating junction temperature range, T <sub>J</sub>	-40	150	°C
Temperature	Storage tempe	erature	-65	150	
Electrostatic discharge (H	BM) QSS	OUT_L, OUT_R		8	kV
009-105 (JESD22-A114A	)	All other pins	:	2	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range unless otherwise noted

			MIN	NOM	MAX	UNIT
VDD	Supply voltage	DC supply voltage	3.0	3.3	3.6	V
R <sub>L</sub>			600	10k		Ω
V <sub>IL</sub>	Low-level input voltage	MUTE	38	40	43	%VDD
V <sub>IH</sub>	High-level input voltage	MUTE	57	60	66	%VDD
T <sub>A</sub>	Free-air temperature		-0	25	85	°C



#### **ELECTRICAL CHARACTERISTICS**

VDD = 3.3V,  $R_{LD}$  = 5 k $\Omega$ ,  $T_A$  = 25°C, Charge pump:  $C_{CP}$  = 1  $\mu$ F, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OS</sub>	Output offset voltage	VDD = 3.3 V, input ac-coupled		0.5	1	mV
PSRR	Power-supply rejection ratio		70	80		dB
V <sub>OH</sub>	High-level output voltage	VDD = 3.3 V	3.1			V
V <sub>OL</sub>	Low-level output voltage	VDD = 3.3 V			-3.05	V
Vuvp_on	VDD, undervoltage detection				2.8	V
Vuvp_hysteresis	VDD, undervoltage detection, hysteresis			200		mV
F <sub>CP</sub>	Charge-pump switching frequency			350		kHz
I <sub>IH</sub>	High-level input current, MUTE	VDD = 3.3 V, V <sub>IH</sub> = VDD			1	μΑ
I <sub>IL</sub>	Low-level input current, MUTE	VDD = 3.3 V, V <sub>IL</sub> = 0 V			1	μΑ
I <sub>(VDD)</sub>	Supply current, no load	VDD, MUTE = 3.3 V		18		mA
	Supply current, MUTED	VDD = 3.3 V, MUTE = GND		18		mA
T <sub>SD</sub>	Thermal shutdown			150		°C
	Thermal shutdown hysteresis			15		°C

### **ELECTRICAL CHARACTERISTICS, LINE DRIVER**

VDD = 3.3 V,  $R_{LOAD}$  = 10 k $\Omega$ ,  $T_A$  = 25°C, Charge pump:  $C_{CP}$  = 1  $\mu$ F, 1× gain select (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
Vo	Output voltage, outputs in phase	1% THD+N, f = 1 kHz, 10 -kΩ load	2.2	$V_{rms}$
THD+N	Total harmonic distortion plus noise	$f = 1 \text{ kHz}, 10-\text{k}\Omega \text{ load}, V_O = 2 V_{rms}$	0.007%	
SNR	Signal-to-noise ratio	A-weighted, AES17 filter, 2 V <sub>rms</sub> ref	105	dB
DNR	Dynamic range	A-weighted, AES17 filter, 2 V <sub>rms</sub> ref	105	dB
Vn	Noise voltage	A-weighted, AES17 filter	12	μV
Zo	Output impedance when muted	MUTE = GND	0.07 1	Ω
	Input-to-output attenuation when muted	1 Vrms, 1-kHz input	80	dB
	Slew rate		4.5	V/µs
G <sub>BW</sub>	Unity-gain bandwidth		8	MHz
	Crosstalk – Line L-R and R-L	10-kΩ load, V <sub>O</sub> = 2 Vrms	-91	dB
I <sub>limit</sub>	Current limit	VDD = 3.3 V	25	mA



## PROGRAMMABLE GAIN SETTINGS(1)(2)

VDD = 3.3 V,  $R_{load}$  = 10 k $\Omega$ ,  $T_A$  = 25°C, Charge pump:  $C_{CP}$  = 1  $\mu$ F, 1× gain select, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R_Tol	Gain programming resistor tolerance				2%	
A <sub>V</sub>	Gain matching	Between left and right channels		0.25		dB
	Gain step tolerance			0.1		dB
	Gain steps	Gain resistor 2% tolerance 249k or higher 82k5 51k1 34k8 27k4 20k5 15k4 11k5 9k09 7k50 6k19 5k11 4k22		-2 -1 -1.5 -2.3 -2.5 -3 -3.5 -4 -5 -5 -6.4 -8.3 -10		V/V
	Input impedance	Gain resistor 2% tolerance 249k or higher 82k5 51k1 34k8 27k4 20k5 15k4 11k5 9k09 7k50 6k19 5k11 4k22		37 55 44 33 31 28 24 22 18 17 15 12		kΩ

<sup>(1)</sup> If the GAIN pin is left floating, an internal pullup sets the gain to -2x.


<sup>(2)</sup> Gain setting is latched during power up.




#### TYPICAL CHARACTERISTICS, LINE DRIVER

 $V_{DD} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}, R_L = 2.5 \text{ k}\Omega, C_{PUMP} = C_{(VSS)} = 1 \mu\text{F}, Gain = -2 \text{V/V} (unless otherwise noted)$ 


# THD+N vs OUTPUT VOLTAGE 3.3 V, 10 k $\Omega$ , 1 kHz




## THD+N vs OUTPUT VOLTAGE



# THD+N vs FREQUENCY 3.3 V, 10 kΩ load, 2 Vrms





**CHANNEL SEPARATION** 

Blue: 10-µF ceramic ac-coupling capacitor.
Red: 10-µF electrolytic ac-coupling capacitor
图 3.

图 4.



### TYPICAL CHARACTERISTICS, LINE DRIVER (接下页)

 $V_{DD}$  = 3.3 V,  $T_A$  = 25°C,  $R_L$  = 2.5 k $\Omega$ ,  $C_{PUMP}$  =  $C_{(VSS)}$  = 1  $\mu$ F, Gain = -2V/V (unless otherwise noted)

## **Gain vs Frequency** For the Different Gain Settings +22 +20 +18 +16 +14 +12 +10 +8 +6 +2 -0 50 100 200 500 1k 2k 5k 10k 20k 50k 20 200k f - Frequency - Hz

图 5.





图 6.





#### **APPLICATION INFORMATION**

#### LINE DRIVER AMPLIFIERS

Single-supply line-driver amplifiers typically require dc-blocking capacitors. The top drawing in 8 8 illustrates the conventional line-driver amplifier connection to the load and output signal.

DC blocking capacitors are often large in value, and a mute circuit is needed during power up to minimize click and pop. The output capacitor and mute circuit consume PCB area and increase cost of assembly, and can reduce the fidelity of the audio output signal.




图 8. Conventional and DirectPath Line Driver

The DirectPath amplifier architecture operates from a single supply but makes use of an internal charge pump to provide a negative voltage rail.

Combining the user-provided positive rail and the negative rail generated by the IC, the device operates in what is effectively a split supply mode.

The output voltages are now centered at zero volts with the capability to swing to the positive rail or negative rail. Combining this with the built-in click- and pop-reduction circuit, the DirectPath amplifier requires no output dc-blocking capacitors.

The bottom block diagram and waveform of ₹ 8 illustrate the ground-referenced line-driver architecture. This is the architecture of the DRV612.



#### **COMPONENT SELECTION**

#### **Charge Pump Flying Capacitor and VSS Capacitor**

The charge-pump flying capacitor serves to transfer charge during the generation of the negative supply voltage. The VSS capacitor must be at least equal to the charge pump capacitor in order to allow maximum charge transfer. Low-ESR capacitors are an ideal selection, and a value of 1 µF is typical.

#### **Decoupling Capacitors**

The DRV612 is a DirectPath line-driver amplifier that requires adequate power-supply decoupling to ensure that the noise and total harmonic distortion (THD) are low. A good low equivalent-series-resistance (ESR) ceramic capacitor, typically 1  $\mu$ F, placed as close as possible to the device VDD lead works best. Placing this decoupling capacitor close to the DRV612 is important for the performance of the amplifier. For filtering lower-frequency noise signals, a 10- $\mu$ F or greater capacitor placed near the audio power amplifier also helps, but it is not required in most applications because of the high PSRR of this device.

#### **Gain-Setting**

The gain setting is programmed with the GAIN pin. Gain setting is latched durning power on. 表 1 lists the gain settings.


NOTE: If gain pin is left unconnected (open) default gain of -2× is selected.

		•	
Gain_set RESISTOR	GAIN	GAIN (dB)	INPUT RESISTANCE
249 kΩ <sup>(1)</sup>	-2×	6	37 kΩ
82k5	-1×	0.0	55 kΩ
51k1	−1.5×	3.5	44 kΩ
34k8	−2.3×	7.2	33 kΩ
27k4	-2.5×	8	31 kΩ
20k5	_3×	9.5	28 kΩ
15k4	−3.5×	10.9	24 kΩ
11k5	-4.0×	12	22 kΩ
9k09	_5×	14	18 kΩ
7k5	-5.6×	15	17 kΩ
6k19	-6.4×	16.1	15 kΩ
5k11	-8.3×	18.4	12 kΩ
4k22	-10×	20	10 kΩ

表 1. Gain Settings

#### **Internal Undervoltage Detection**

The DRV612 contains an internal precision band-gap reference voltage and a comparator used to monitor the supply voltage, VDD. The internal VDD monitor is set at 2.8 V with 200-mV hysteresis.



<sup>(1)</sup> or higher



#### **Input-Blocking Capacitors**

DC input-blocking capacitors are required to be added in series with the audio signal into the input pins of the DRV612. These capacitors block the dc portion of the audio source and allow the DRV612 inputs to be properly biased to provide maximum performance. The input blocking capacitors also limit the dc gain to 1, limiting the dc-offset voltage at the output.

These capacitors form a high-pass filter with the input resistor,  $R_{IN}$ . The cutoff frequency is calculated using  $\Delta$  1. For this calculation, the capacitance used is the input-blocking capacitor and the resistance is the input resistor chosen from  $\pm$  2. Then the frequency and/or capacitance can be determined when one of the two values is given.

$$fc_{IN} = \frac{1}{2\pi R_{IN} C_{IN}}$$
 or  $C_{IN} = \frac{1}{2\pi fc_{IN} R_{IN}}$  (1)

For a fixed cutoff frequency of 2 Hz, the size of the input capacitance is shown in 表 2 with the capacitors rounded up to nearest E6 values. For 20-Hz cutoff, simply divide the capacitor values with 10; e.g., for 1× gain, 150 nF is needed.

Gain_set RESISTOR	GAIN	IN Gain INPUT (dB) RESISTANCE		2 Hz Cutoff			
249 kΩ	−2 ×	6	37 kΩ	2.2 µF			
82k5	−1 ×	0.0	55 kΩ	1.5 µF			
51k1	–1.5×	3.5	44 kΩ	2.2 µF			
34k8	-2.3×	7.2	33 kΩ	3.3 µF			
27k4	-2.5×	8	31 kΩ	3.3 µF			
20k5	_3×	9.5	28 kΩ	3.3 µF			
15k4	−3.5×	10.9	24 kΩ	3.3 µF			
11k5	_4×	12	22 kΩ	4.7 μF			
9k09	_5×	14	18 kΩ	4.7 μF			
7k5	-5.6×	15	17 kΩ	4.7 µF			
6k19	-6.4×	16.1	15 kΩ	6.8 µF			
5k11	-8.3×	18.4	12 kΩ	6.8 μF			
4k22	-10×	20	10 kΩ	10 μF			

表 2. Input Capacitor for Different Gain and Cutoff

#### Pop-Free Power Up

Pop-free power up is ensured by keeping the  $\overline{\text{MUTE}}$  pin low during power-supply ramp-up and -down. The pins should be kept low until the input ac-coupling capacitors are fully charged before asserting the  $\overline{\text{MUTE}}$  pin high, this way proper pre-charge of the ac-coupling is performed and pop-less power up is achieved.  $\boxed{\$}$  9 illustrates the preferred sequence.




图 9. Power-Up/Down Sequence



#### **CAPACITIVE LOAD**

The DRV612 has the ability to drive a high capacitive load up to 220 pF directly. Higher capacitive loads can be accepted by adding a series resistor of 47  $\Omega$  or larger for the line driver output.

#### LAYOUT RECOMMENDATIONS


A proposed layout for the DRV612 can be seen in the DRV612EVM User's Guide (SLOU248), and the Gerber files can be downloaded from <a href="http://focus.ti.com/docs/toolsw/folders/print/DRV612evm.html">http://focus.ti.com/docs/toolsw/folders/print/DRV612evm.html</a>. To access this information, open the DRV612 product folder and look in the Tools and Software folder.

Ground traces are recommended to be routed as a star ground to minimize hum interference. VDD, VSS decoupling capacitors and the charge-pump capacitors should be connected with short traces.



#### **FOOTPRINT COMPATIBLE WITH TPA6139A2**

The DRV612 stereo line driver is pin compatible with the headphone amplifier TPA6139A2. Therefore, a single PCB layout can be used with stuffing options for different board configurations.



#### **APPLICATION CIRCUIT**




图 10. Single-Ended Input and Output, Gain Set to -1.5×



### **REVISION HISTORY**

Cł	nanges from Original (December 2010) to Revision A	Page
•	Added the QFN pinout drawing	2
•	Added the QFN device To the PIN FUNCTIONS table	2
•	Changed the Abs Max Storage Temp From: MIN = -40 To: MIN = -65	4
•	Changed the Gain resistor 2% tolerance values in the Programmable Gain Settings table For Gain Steps and Input Impedance	
•	Changed Note 1 of the PROGRAMMABLE GAIN SETTINGS table From: If pin 12, GAIN, is left floating To: If the GAIN pin is left floating	6
•	Changed From: $C_{PUMP} = C_{(VSS)} = 10 \ \mu F$ To: $C_{PUMP} = C_{(VSS)} = 1 \ \mu F$ in the Typical Characteristics condition text	7
•	Changed the Gain_set RESISTOR values in 表 1	10
•	Changed the Gain_set RESISTOR values in 表 2	11
•	Removed references to DRV614 from the FOOTPRINT COMPATIBLE WITH TPA6139A2 secton	13
Cł	nanges from Revision A (February 2011) to Revision B	Page
•	Deleted the Product Preview note from the RGT package	3
•	Changed $R_{IN}$ = 10 k $\Omega$ , $R_{fb}$ = 20 k $\Omega$ To Gain = -2V/V in the Typical Characteristics condition text	

### PACKAGE OPTION ADDENDUM



18-Jun-2011

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
DRV612PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
DRV612PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
DRV612RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
DRV612RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 19-Aug-2011

#### TAPE AND REEL INFORMATION





_		
	A0	Dimension designed to accommodate the component width
Γ	B0	Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV612PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DRV612RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
DRV612RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 19-Aug-2011




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV612PWR	TSSOP	PW	14	2000	346.0	346.0	29.0
DRV612RGTR	QFN	RGT	16	3000	346.0	346.0	29.0
DRV612RGTT	QFN	RGT	16	250	210.0	185.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

 $\begin{tabular}{ll} B. & This drawing is subject to change without notice. \end{tabular}$ 

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.


Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153




## PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



## RGT (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206349-4/Q 10/11

NOTE: All linear dimensions are in millimeters



## RGT (S-PVQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES:

- S: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### 重要声明

德州仪器(TI) 及其下属子公司有权在不事先通知的情况下,随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合 TI 标准保修的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定,否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何TI 专利权、版权、屏蔽作品权或其它与使用了TI 产品或服务的组合设备、机器、流程相关的TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是TI 的专利权或其它知识产权方面的许可。

对于TI 的产品手册或数据表,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关TI 产品或服务的明示或暗示授权,且这是非法的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

TI产品未获得用于关键的安全应用中的授权,例如生命支持应用(在该类应用中一旦TI产品故障将预计造成重大的人员伤亡),除非各方官员已经达成了专门管控此类使用的协议。购买者的购买行为即表示,他们具备有关其应用安全以及规章衍生所需的所有专业技术和知识,并且认可和同意,尽管任何应用相关信息或支持仍可能由TI提供,但他们将独力负责满足在关键安全应用中使用其产品及TI产品所需的所有法律、法规和安全相关要求。此外,购买者必须全额赔偿因在此类关键安全应用中使用TI产品而对TI及其代表造成的损失。

TI 产品并非设计或专门用于军事/航空应用,以及环境方面的产品,除非TI 特别注明该产品属于"军用"或"增强型塑料"产品。只 有TI 指定的军用产品才满足军用规格。购买者认可并同意,对TI 未指定军用的产品进行军事方面的应用,风险由购买者单独承担,并且独力负责在此类相关使用中满足所有法律和法规要求。

TI 产品并非设计或专门用于汽车应用以及环境方面的产品,除非TI 特别注明该产品符合ISO/TS 16949 要求。购买者认可并同意,如果他们在汽车应用中使用任何未被指定的产品,TI 对未能满足应用所需要求不承担任何责任。

可访问以下URL 地址以获取有关其它TI 产品和应用解决方案的信息:

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	http://www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	http://www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP®产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	http://www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	http://www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	http://www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	http://www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	http:///www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	http://www.ti.com.cn/microcontrollers	无线通信	www.ti.com.cn/wireless
RFID 系统	http://www.ti.com.cn/rfidsys		
RF/IF 和 ZigBee® 解决方案	www.ti.com.cn/radiofre		
	TI E2E 工程师社区	http://e2e.ti.com/cn/	

邮寄地址: 上海市浦东新区世纪大道 1568 号,中建大厦 32 楼 邮政编码: 200122 Copyright © 2011 德州仪器 半导体技术(上海)有限公司