



## 具有可调节增益的 **DirectPath™, 2VRMS** 音频线路驱动器检查样片

查询样品: [DRV632](#)

### 特性

- 立体声 **DirectPath™** 音频线路驱动器
  - 采用 **3.3V** 电源时, 可向 **10kΩ** 负载输送 **2Vrms** 电压
- 低 **THD+N: < 0.01%** (在向 **10kΩ** 负载输送 **2Vrms** 电压时)
- 高 **SNR, >90dB**
- 可支持 **600Ω** 输出负载
- 差分输入和单端输出
- 可利用外部增益设定电阻器来调节增益
- 低 **DC 失调, <1mV**
- 接地参考输出免除了隔直流电容器
  - 缩减了板级空间
  - 降低了组件成本
  - 改善了**THD+N**性能
  - 未出现因输出电容器所导致的低频响应性能下降
- 具短路保护功能
- 喀哒声和噼啪声抑制电路
- 外部欠压静音
- 用于实现无噼啪声音频接通/关断控制的有源静音控制功能
- 节省空间的 **TSSOP** 封装

### 应用

- 机顶盒
- **Blu-ray Disc™** (蓝光光盘)、**DVD** 播放机
- **LCD 及 PDP TV**
- 迷你型/微型组合音响系统
- 声卡
- 笔记本电脑

### 说明

**DRV632** 是一款 **2-V<sub>RMS</sub>** 无噼啪声立体声线路驱动器, 专为允许去除输出隔直流电容器以达到减少组件数目及成本之目的而设计。对于那些将尺寸和成本作为关键设计参数的单电源电子产品而言, 该器件是理想的选择。

**DRV632** 的设计运用了 TI 的 **DirectPath™** 专利技术, 能够在采用 **3.3V** 电源电压的条件下向一个 **10kΩ** 负载输送 **2V<sub>RMS</sub>** 的驱动电压。这款器件具有差分输入, 并采用外部增益设定电阻器以支持 **±1 V/V** 至 **±10 V/V** 的增益范围, 而且可为每个通道个别地配置增益。线路输出具有 **±8kV IEC ESD** 保护等级, 因而只需要使用一个简单的电阻器—电容器 **ESD** 保护电路即可。

**DRV632** 具有内置的有源静音控制功能电路, 用于实现无噼啪声的音频接通/关断控制。**DRV632** 具有一个外部欠压检测器, 该欠压检测器在电源被拿掉时使输出静音, 从而确保了无噼啪声的关断操作。

与产生 **2-V<sub>RMS</sub>** 输出的传统方法相比, 在音频产品中使用 **DRV632** 能够大幅度地减少组件数量。**DRV632** 既不需要采用一个高于 **3.3V** 的电源来产生其 **5.6V<sub>pp</sub>** 输出, 也不需要一个分离轨电源。**DRV632** 集成了其自己的充电泵以产生一个负电源轨, 可提供一个干净、无噼啪声的接地偏置 **2-V<sub>RMS</sub>** 输出。

**DRV632** 采用 **14** 引脚 **TSSOP** 封装。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DirectPath, FilterPro are trademarks of Texas Instruments.  
Blu-ray Disc is a trademark of Blu-ray Disc Association.

PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processes does not necessarily include testing of all parameters.

Copyright © 2011 Texas Instruments Incorporated  
English Data Sheet: SLOS681



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	PACKAGE	DESCRIPTION
–40°C to 85°C	DRV632PW	14-Pin

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com](http://www.ti.com).

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range

	VALUE	UNIT
Supply voltage, VDD to GND	–0.3 to 4	V
V <sub>I</sub> Input voltage	V <sub>SS</sub> – 0.3 to VDD + 0.3	V
R <sub>L</sub> Minimum load impedance – line outputs – OUTL, OUTR	600	Ω
Mute to GND, UVP to GND	–0.3 to VDD + 0.3	V
T <sub>J</sub> Maximum operating junction temperature range	–40 to 150	°C
T <sub>stg</sub> Storage temperature range	–40 to 150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>	DRV632	UNIT
	PW	
	14 PINS	
θ <sub>JA</sub> Junction-to-ambient thermal resistance <sup>(2)</sup>	130	°C/W
θ <sub>JCTop</sub> Junction-to-case (top) thermal resistance <sup>(3)</sup>	49	°C/W
θ <sub>JB</sub> Junction-to-board thermal resistance <sup>(4)</sup>	63	°C/W
Ψ <sub>JT</sub> Junction-to-top characterization parameter <sup>(5)</sup>	3.6	°C/W
Ψ <sub>JB</sub> Junction-to-board characterization parameter <sup>(6)</sup>	62	°C/W
θ <sub>JCbot</sub> Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	n/a	°C/W

- (1) 有关传统和新的热度量的更多信息，请参阅 IC 封装热度量 应用报告 [SPRA953](#)。  
(2) 在 JESD51-2a 描述的环境中，按照 JESD51-7 的指定在一个 JEDEC 标准 high-K 测试电路板上进行仿真，从而获得自然对流条件下的结到外部热阻。  
(3) 通过在封装顶部进行冷板测试仿真来获得结到芯片外壳（顶部）热阻。不存在特定的 JEDEC 标准测试，但可在 ANSI SEMI 标准 G30-88 中找到内容接近的说明。  
(4) 按照 JESD51-8 中的说明，通过在配用于控制 PCB 温度的环形冷板夹具的环境中进行仿真，以获得结到电路板热阻。  
(5) 结到顶部的表征参数 (Ψ<sub>JT</sub>) 估算真实系统中器件的结温，并使用 JESD51-2a ( 第 6 章和第 7 章 ) 中描述的程序从从得到 θ<sub>JA</sub> 的仿真数据中提取出该参数。  
(6) 结到电路板的表征参数 (Ψ<sub>JB</sub>) 估算真实系统中器件的结温，并使用 JESD51-2a ( 第 6 章和第 7 章 ) 中描述的程序从从得到 θ<sub>JA</sub> 的仿真数据中提取出该参数。  
(7) 通过在裸（电源）焊盘上进行冷板测试仿真来获得结到芯片外壳（底部）热阻。不存在特定的 JEDEC 标准测试，但在 ANSI SEMI 标准 G30-88 中找到了内容接近的说明。

## RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
VDD	Supply voltage	DC supply voltage	3	3.3	3.6	V
R <sub>L</sub>	Load impedance		0.6	10		kΩ
V <sub>IL</sub>	Low-level input voltage	Mute		40		% of VDD
V <sub>IH</sub>	High-level input voltage	Mute		60		% of VDD
T <sub>A</sub>	Operating free-air temperature		-40	25	85	°C

## ELECTRICAL CHARACTERISTICS

T<sub>A</sub> = 25°C (unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OS</sub>   Output offset voltage	VDD = 3.3 V		0.5	1	mV
PSRR Power-supply rejection ratio			80		dB
V <sub>OH</sub> High-level output voltage	VDD = 3.3 V		3.1		V
V <sub>OL</sub> Low-level output voltage	VDD = 3.3 V			-3.05	V
V <sub>UVP_EX</sub> External UVP detect voltage			1.25		V
V <sub>UVP_EX_HYS</sub> External UVP detect hysteresis current			5		µA
f <sub>CP</sub> Charge pump switching frequency		200	300	400	kHz
I <sub>IH</sub>   High-level input current, Mute	VDD = 3.3 V, V <sub>IH</sub> = VDD			1	µA
I <sub>IL</sub>   Low-level input current, Mute	VDD = 3.3 V, V <sub>IL</sub> = 0 V			1	µA
I <sub>DD</sub> Supply current	VDD = 3.3 V, no load, Mute = VDD	5	14	25	mA
	VDD = 3.3 V, no load, Mute = GND, disabled		14		

## OPERATING CHARACTERISTICS

VDD = 3.3 V, R<sub>DL</sub> = 10 kΩ, R<sub>FB</sub> = 30 kΩ, R<sub>IN</sub> = 15 kΩ, T<sub>A</sub> = 25°C, Charge pump: C<sub>P</sub> = 1 µF (unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>O</sub> Output voltage, outputs in phase	THD+N = 1%, VDD = 3.3 V, f = 1 kHz, R <sub>L</sub> = 10 kΩ	2	2.4		V <sub>rms</sub>
THD+N Total harmonic distortion plus noise	V <sub>O</sub> = 2 V <sub>rms</sub> , f = 1 kHz		0.002%		
SNR Signal-to-noise ratio <sup>(1)</sup>	A-weighted	90	105		dB
DNR Dynamic range	A-weighted	90	105		dB
V <sub>N</sub> Noise voltage	A-weighted		11		µV
Z <sub>O</sub> Output Impedance when muted	Mute = GND		110		mΩ
Input-to-output attenuation when muted	Mute = GND		80		dB
Crosstalk—L to R, R to L	V <sub>O</sub> = 1 V <sub>rms</sub>		-110		dB
I <sub>LIMIT</sub> Current limit			25		mA

(1) SNR is calculated relative to 2-Vrms output.

**PIN FUNCTIONS**

PIN		I/O <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
CN	7	I/O	Charge-pump flying capacitor negative connection
CP	8	I/O	Charge-pump flying capacitor positive connection
GND	4, 10	P	Ground
-INL	13	I	Left-channel OPAMP negative input
+INL	14	I	Left-channel OPAMP positive input
-INR	2	I	Right-channel OPAMP negative input
+INR	1	I	Right-channel OPAMP positive input
Mute	5	I	Mute, active-low
OUTL	12	O	Left-channel OPAMP output
OUTR	3	O	Right-channel OPAMP output
UVP	11	I	Undervoltage protection; connect to PVDD with a 10-kΩ resistor if function is unused.
VDD	9	P	Positive supply
VSS	6	P	Supply voltage

(1) I = input, O = output, P = power

**FUNCTIONAL BLOCK DIAGRAM**


### TYPICAL CHARACTERISTICS

VDD = 3.3 V , TA = 25°C, C<sub>(PUMP)</sub> = C<sub>(VSS)</sub> = 1 μF , C<sub>IN</sub> = 2.2 μF, R<sub>IN</sub> = 15 kΩ, R<sub>fb</sub> = 30 kΩ, R<sub>OUT</sub> = 32 Ω, C<sub>OUT</sub> = 1 nF (unless otherwise noted)

**TOTAL HARMONIC DISTORTION + NOISE**  
vs  
**OUTPUT VOLTAGE**




Figure 1.

**TOTAL HARMONIC DISTORTION + NOISE**  
vs  
**OUTPUT VOLTAGE**




Figure 2.

**TOTAL HARMONIC DISTORTION + NOISE**  
vs  
**FREQUENCY**




Figure 3.

**TOTAL HARMONIC DISTORTION + NOISE**  
vs  
**FREQUENCY**





Figure 4.

## TYPICAL CHARACTERISTICS (continued)

VDD = 3.3 V , TA = 25°C, C<sub>(PUMP)</sub> = C<sub>(VSS)</sub> = 1 μF , C<sub>IN</sub> = 2.2 μF, R<sub>IN</sub> = 15 kΩ, R<sub>fb</sub> = 30 kΩ, R<sub>OUT</sub> = 32 Ω, C<sub>OUT</sub> = 1 nF (unless otherwise noted)

**Figure 5.**

## APPLICATION INFORMATION

### LINE DRIVER AMPLIFIERS


Single-supply line-driver amplifiers typically require dc-blocking capacitors. The top drawing in [Figure 6](#) illustrates the conventional line-driver amplifier connection to the load and output signal. DC blocking capacitors are often large in value. The line load (typical resistive values of 600 Ω to 10 kΩ) combines with the dc blocking capacitors to form a high-pass filter. [Equation 1](#) shows the relationship between the load impedance ( $R_L$ ), the capacitor ( $C_O$ ), and the cutoff frequency ( $f_C$ ).

$$f_C = \frac{1}{2\pi R_L C_O} \quad (1)$$

$C_O$  can be determined using [Equation 2](#), where the load impedance and the cutoff frequency are known.

$$C_O = \frac{1}{2\pi R_L f_C} \quad (2)$$

If  $f_C$  is low, the capacitor must then have a large value because the load resistance is small. Large capacitance values require large package sizes. Large package sizes consume PCB area, stand high above the PCB, increase cost of assembly, and can reduce the fidelity of the audio output signal.



**Figure 6. Conventional and DirectPath Line Drivers**

The DirectPath amplifier architecture operates from a single supply but makes use of an internal charge pump to provide a negative voltage rail. Combining the user-provided positive rail and the negative rail generated by the IC, the device operates in what is effectively a split-supply mode. The output voltages are now centered at zero volts with the capability to swing to the positive rail or negative rail. Combining this with the built-in click and pop reduction circuit, the DirectPath amplifier requires no output dc blocking capacitors. The bottom block diagram and waveform of [Figure 6](#) illustrate the ground-referenced line-driver architecture. This is the architecture of the DRV632.

## CHARGE-PUMP FLYING CAPACITOR AND PVSS CAPACITOR

The charge-pump flying capacitor serves to transfer charge during the generation of the negative supply voltage. The PVSS capacitor must be at least equal to the charge-pump capacitor in order to allow maximum charge transfer. Low-ESR capacitors are an ideal selection, and a value of 1  $\mu\text{F}$  is typical. Capacitor values that are smaller than 1  $\mu\text{F}$  can be used, but the maximum output voltage may be reduced and the device may not operate to specifications. If the DRV632 is used in highly noise-sensitive circuits, it is recommended to add a small LC filter on the VDD connection.

## DECOUPLING CAPACITORS

The DRV632 is a DirectPath line-driver amplifier that requires adequate power supply decoupling to ensure that the noise and total harmonic distortion (THD) are low. A good, low equivalent-series-resistance (ESR) ceramic capacitor, typically 1  $\mu\text{F}$ , placed as close as possible to the device VDD lead works best. Placing this decoupling capacitor close to the DRV632 is important for the performance of the amplifier. For filtering lower-frequency noise signals, a 10- $\mu\text{F}$  or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

## GAIN-SETTING RESISTOR RANGES

The gain-setting resistors,  $R_{\text{IN}}$  and  $R_{\text{fb}}$ , must be chosen so that noise, stability, and input capacitor size of the DRV632 are kept within acceptable limits. Voltage gain is defined as  $R_{\text{fb}}$  divided by  $R_{\text{IN}}$ .

Selecting values that are too low demands a large input ac-coupling capacitor,  $C_{\text{IN}}$ . Selecting values that are too high increases the noise of the amplifier. [Table 1](#) lists the recommended resistor values for different inverting-input gain settings.

**Table 1. Recommended Resistor Values**

GAIN	INPUT RESISTOR VALUE, $R_{\text{IN}}$	FEEDBACK RESISTOR VALUE, $R_{\text{fb}}$
-1 V/V	10 k $\Omega$	10 k $\Omega$
-1.5 V/V	8.2 k $\Omega$	12 k $\Omega$
-2 V/V	15 k $\Omega$	30 k $\Omega$
-10 V/V	4.7 k $\Omega$	47 k $\Omega$

## USING THE DRV632 AS A SECOND-ORDER FILTER

Several audio DACs used today require an external low-pass filter to remove out-of-band noise. This is possible with the DRV632, as it can be used like a standard operational amplifier. Several filter topologies can be implemented, both single-ended and differential. In [Figure 7](#), multi-feedback (MFB) with differential input and single-ended input are shown.

An ac-coupling capacitor to remove dc content from the source is shown; it serves to block any dc content from the source and lowers the dc gain to 1, helping to reduce the output dc offset to a minimum.

The component values can be calculated with the help of the TI FilterPro™ program available on the TI Web site at:

<http://focus.ti.com/docs/tools/folders/print/filterpro.html>




Figure 7. Second-Order Active Low-Pass Filter

The resistor values should have a low value for obtaining low noise, but should also have a high enough value to get a small-size ac-coupling capacitor. With the proposed values of  $R_1 = 15\text{ k}\Omega$ ,  $R_2 = 30\text{ k}\Omega$ , and  $R_3 = 43\text{ k}\Omega$ , a dynamic range (DYR) of 106 dB can be achieved with a 1- $\mu\text{F}$  input ac-coupling capacitor.

## INPUT-BLOCKING CAPACITORS

DC input-blocking capacitors are required to be added in series with the audio signal into the input pins of the DRV632. These capacitors block the dc portion of the audio source and allow the DRV632 inputs to be properly biased to provide maximum performance.

These capacitors form a high-pass filter with the input resistor,  $R_{IN}$ . The cutoff frequency is calculated using [Equation 3](#). For this calculation, the capacitance used is the input-blocking capacitor, and the resistance is the input resistor chosen from [Table 1](#); then the frequency and/or capacitance can be determined when one of the two values is given.

It is recommended to use electrolytic capacitors or high-voltage-rated capacitors as input blocking capacitors to ensure minimal variation in capacitance with input voltages. Such variation in capacitance with input voltages is commonly seen in ceramic capacitors and can increase low-frequency audio distortion.

$$f_{cIN} = \frac{1}{2\pi R_{IN} C_{IN}} \quad \text{or} \quad C_{IN} = \frac{1}{2\pi f_{cIN} R_{IN}} \quad (3)$$

## DRV632 UVP OPERATION

The shutdown threshold at the UVP pin is 1.25 V. The customer must use a resistor divider to obtain the shutdown threshold and hysteresis desired for a particular application. The customer-selected thresholds can be determined as follows:

### EXTERNAL UNDERVOLTAGE DETECTION


External undervoltage detection can be used to mute/shut down the DRV632 before an input device can generate a pop.

The shutdown threshold at the UVP pin is 1.25 V. The user selects a resistor divider to obtain the shutdown threshold and hysteresis for the specific application. The thresholds can be determined as follows:

$$V_{UVP} = (1.25 - 6 \mu\text{A} \times R3) \times (R1 + R2) / R2$$

$$\text{Hysteresis} = 5 \mu\text{A} \times R3 \times (R1 + R2) / R2$$

For example, to obtain  $V_{UVP} = 3.8$  V and 1-V hysteresis, we can use  $R1 = 3\text{ k}\Omega$ ,  $R2 = 1\text{ k}\Omega$ , and  $R3 = 50\text{ k}\Omega$ .




## LAYOUT RECOMMENDATIONS

A proposed layout for the DRV632 can be seen in the DRV632EVM User's Guide, and the Gerber files can be downloaded from <http://www.ti.com>. To access this information, open the DRV632 product folder and look in the Tools and Software folder.

## GAIN-SETTING RESISTORS

The gain-setting resistors,  $R_{IN}$  and  $R_{fb}$ , must be placed close to pins 13 and 17, respectively, to minimize capacitive loading on these input pins and to ensure maximum stability of the DRV632. For the recommended PCB layout, see the DRV632EVM User's Guide.

## APPLICATION CIRCUIT



R1 = 15 kΩ, R2 = 30 kΩ, R3 = 43 kΩ, C1 = 47 pF, C2 = 180 pF

Differential-input, single-ended output, second-order filter

## 重要声明

德州仪器 (TI) 及其下属子公司有权在不事先通知的情况下，随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改，并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的 TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合 TI 标准保修的适用规范。仅在 TI 保修的范围内，且 TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定，否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险，客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 产品或服务的组合设备、机器、流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息，不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的数据手册或数据表，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示授权，且这是非法的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

可访问以下 URL 地址以获取有关其它 TI 产品和应用解决方案的信息：

### 产品

放大器	<a href="http://www.ti.com.cn/amplifiers">http://www.ti.com.cn/amplifiers</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">http://www.ti.com.cn/dataconverters</a>
DSP	<a href="http://www.ti.com.cn/dsp">http://www.ti.com.cn/dsp</a>
接口	<a href="http://www.ti.com.cn/interface">http://www.ti.com.cn/interface</a>
逻辑	<a href="http://www.ti.com.cn/logic">http://www.ti.com.cn/logic</a>
电源管理	<a href="http://www.ti.com.cn/power">http://www.ti.com.cn/power</a>
微控制器	<a href="http://www.ti.com.cn/microcontrollers">http://www.ti.com.cn/microcontrollers</a>

### 应用

音频	<a href="http://www.ti.com.cn/audio">http://www.ti.com.cn/audio</a>
汽车	<a href="http://www.ti.com.cn/automotive">http://www.ti.com.cn/automotive</a>
宽带	<a href="http://www.ti.com.cn/broadband">http://www.ti.com.cn/broadband</a>
数字控制	<a href="http://www.ti.com.cn/control">http://www.ti.com.cn/control</a>
光纤网络	<a href="http://www.ti.com.cn/opticalnetwork">http://www.ti.com.cn/opticalnetwork</a>
安全	<a href="http://www.ti.com.cn/security">http://www.ti.com.cn/security</a>
电话	<a href="http://www.ti.com.cn/telecom">http://www.ti.com.cn/telecom</a>
视频与成像	<a href="http://www.ti.com.cn/video">http://www.ti.com.cn/video</a>
无线	<a href="http://www.ti.com.cn/wireless">http://www.ti.com.cn/wireless</a>

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2006, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
DRV632PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
DRV632PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## MECHANICAL DATA

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040064-3/G 02/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

 C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.


 D Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153

## LAND PATTERN DATA

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4211284-2/D 05/11

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## 重要声明

德州仪器(TI) 及其下属子公司有权在不事先通知的情况下，随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改，并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合TI 标准保修的适用规范。仅在TI 保证的范围内，且TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定，否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关联的风险，客户应提供充分的设计与操作安全措施。

TI 不对任何TI 专利权、版权、屏蔽作品权或其它与使用了TI 产品或服务的组合设备、机器、流程相关的TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息，不能构成从TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是TI 的专利权或其它知识产权方面的许可。

对于TI 的产品手册或数据表，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关TI 产品或服务的明示或暗示授权，且这是非法的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

TI 产品未获得用于关键的安全应用中的授权，例如生命支持应用（在该类应用中一旦TI 产品故障将预计造成重大的人员伤亡），除非各官方员已经达成了专门管控此类使用的协议。购买者的购买行为即表示，他们具备有关其应用安全以及规章衍生所需的所有专业技术知识，并且认可和同意，尽管任何应用相关信息或支持仍可能由TI 提供，但他们将独自负责满足在关键安全应用中使用其产品及TI 产品所需的所有法律、法规和安全相关要求。此外，购买者必须全额赔偿因此类关键安全应用中使用TI 产品而对TI 及其代表造成的损失。

TI 产品并非设计或专门用于军事/航空应用，以及环境方面的产品，除非TI 特别注明该产品属于“军用”或“增强型塑料”产品。只有TI 指定的军用产品才满足军用规格。购买者认可并同意，对TI 未指定军用的产品进行军事方面的应用，风险由购买者单独承担，并且独自负责在此类相关使用中满足所有法律和法规要求。

TI 产品并非设计或专门用于汽车应用以及环境方面的产品，除非TI 特别注明该产品符合ISO/TS 16949 要求。购买者认可并同意，如果他们在汽车应用中使用任何未被指定的产品，TI 对未能满足应用所需求不承担任何责任。

可访问以下URL 地址以获取有关其它TI 产品和应用解决方案的信息：

产品	应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">http://www.ti.com.cn/amplifiers</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">http://www.ti.com.cn/dataconverters</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">http://www.ti.com.cn/dsp</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">http://www.ti.com.cn/clockandtimers</a>
接口	<a href="http://www.ti.com.cn/interface">http://www.ti.com.cn/interface</a>
逻辑	<a href="http://www.ti.com.cn/logic">http://www.ti.com.cn/logic</a>
电源管理	<a href="http://www.ti.com.cn/power">http://www.ti.com.cn/power</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">http://www.ti.com.cn/microcontrollers</a>
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">http://www.ti.com.cn/rfidsys</a>
RF/IF 和 ZigBee® 解决方案	<a href="http://www.ti.com.cn/radiofre">www.ti.com.cn/radiofre</a>
TI E2E 工程师社区	<a href="http://e2e.ti.com/cn/">http://e2e.ti.com/cn/</a>

邮寄地址： 上海市浦东新区世纪大道 1568 号，中建大厦 32 楼 邮政编码： 200122  
Copyright © 2011 德州仪器 半导体技术（上海）有限公司