

MIXED SIGNAL MICROCONTROLLER

¹FEATURES

-
- - **Active Mode: 250** µ**A at 1 MHz, 2.2 V Detection (LIN)**
	-
	- **Standby Mode: 0.7** µ**A IrDA Encoder and Decoder – Off Mode (RAM Retention): 0.1 µA**
- **Ultra-Fast Wake-Up From Standby Mode in Less Than 1** µ**s** • **Brownout Detector**
- **16-Bit RISC Architecture, 62.5-ns Instruction Serial Onboard Programming, No External**
- - $-$ Internal Frequencies up to 16 MHz With **Four Calibrated Frequencies to** ±**1%** • **On-Chip Emulation Module**
	- **Internal Very-Low-Power Low-Frequency Family Members Include: Oscillator** – **MSP430F2132**
	-
	- **High-Frequency (HF) Crystal up to 16 MHz 512B RAM**
	-
	- **External Digital Clock Source 4KB + 256B Flash Memory**
	- **External Resistor 512B RAM**
- **16-Bit Timer0_A3 With Three Capture/Compare MSP430F2112 Registers**
- **16-Bit Timer1_A2 With Two Capture/Compare 256B RAM Registers**
- **On-Chip Comparator for Analog Signal QFN (RHB or RTV) Packages (See [Table 1](#page-1-0)) Compare Function or Slope Analog-to-Digital**
- **10-Bit 200-ksps A/D Converter With Internal Number [SLAU144](http://www.ti.com/lit/pdf/SLAU144) Reference, Sample-and-Hold, Autoscan, and Data Transfer Controller**
- **² Low Supply Voltage Range: 1.8 V to 3.6 V Universal Serial Communication Interface**
- **Ultra-Low Power Consumption Enhanced UART Supporting Auto-Baudrate**
	-
	-
	- **I 2**
	-
- **Cycle Time Programming Voltage Needed, Programmable** • **Basic Clock Module Configurations Code Protection by Security Fuse**
	-
	-
	- -
- **32-kHz Crystal 8KB + 256B Flash Memory**
	-
- **Resonator MSP430F2122**
	-
	-
	- - **2KB + 256B Flash Memory**
		-
	- **Available in 28-Pin TSSOP (PW) and 32-Pin**
- **For Complete Module Descriptions, See the (A/D) Conversion MSP430x2xx Family User's Guide, Literature**

DESCRIPTION

The Texas Instruments MSP430™ family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 µs.

The MSP430F21x2 series is an ultra-low-power microcontroller with two built-in 16-bit timers, a fast 10-bit A/D converter with integrated reference and a data transfer controller (DTC), a comparator, built-in communication capability using the universal serial communication interface, and up to 24 I/O pins.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas ÆΝ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. MSP430 is a trademark of Texas Instruments.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. Available Options

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

Development Tool Support

All MSP430 microcontrollers include an Embedded Emulation Module (EEM) that allows advanced debugging and programming through easy-to-use development tools. Recommended hardware options include:

- Debugging and Programming Interface
	- MSP-FET430UIF (USB)
	- MSP-FET430PIF (Parallel Port)
- Debugging and Programming Interface with Target Board
- MSP-FET430U28 (PW package)
- Production Programmer
	- MSP-GANG430

MSP430F21x2

www.ti.com SLAS578H –NOVEMBER 2007–REVISED JULY 2011

Device Pinout, PW Package

Device Pinout, RHB or RTV Package

Functional Block Diagram

MSP430F21x2

www.ti.com SLAS578H –NOVEMBER 2007–REVISED JULY 2011

Table 2. Terminal Functions

MSP430F21x2

SLAS578H –NOVEMBER 2007–REVISED JULY 2011 **www.ti.com**

Texas
Instruments

Table 2. Terminal Functions (continued)

SHORT-FORM DESCRIPTION

CPU

The MSP430™ CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses and can be handled with all instructions.

Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. [Table 3](#page-6-0) shows examples of the three types of instruction formats; [Table 4](#page-6-1) shows the address modes.

Table 3. Instruction Word Formats

Table 4. Address Mode Descriptions

 (1) S = source

(2) $D =$ destination

Operating Modes

The MSP430 microcontrollers have one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
	- All clocks are active.
- Low-power mode 0 (LPM0)
	- CPU is disabled.
	- ACLK and SMCLK remain active. MCLK is disabled.
- Low-power mode 1 (LPM1)
	- CPU is disabled ACLK and SMCLK remain active. MCLK is disabled.
	- DCO dc-generator is disabled if DCO not used in active mode.
- Low-power mode 2 (LPM2)
	- CPU is disabled.
	- MCLK and SMCLK are disabled.
	- DCO dc-generator remains enabled.
	- ACLK remains active.
- Low-power mode 3 (LPM3)
	- CPU is disabled.
	- MCLK and SMCLK are disabled.
	- DCO dc-generator is disabled.
	- ACLK remains active.
- Low-power mode 4 (LPM4)
	- CPU is disabled.
	- ACLK is disabled.
	- MCLK and SMCLK are disabled.
	- DCO dc-generator is disabled.
	- Crystal oscillator is stopped.

Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range of 0xFFFF to 0xFFC0. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0xFFFE) contains 0xFFFF (for example, if flash is not programmed), the CPU goes into LPM4 immediately after power up.

(1) Multiple source flags

(2) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0x0000 to 0x01FF) or from within unused address range.

(3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

Nonmaskable: neither the individual nor the general interrupt-enable bit will disable an interrupt event.

(4) Interrupt flags are located in the module.

(5) In SPI mode: UCB0RXIFG. In I2C mode: UCALIFG, UCNACKIFG, ICSTTIFG, UCSTPIFG

(6) In UART/SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG

(7) This location is used as bootstrap loader security key (BSLSKEY).

A 0xAA55 at this location disables the BSL completely. A zero (0x0) disables the erasure of the flash if an invalid password is supplied.

(8) The interrupt vectors at addresses 0xFFDC to 0xFFC0 are not used in this device and can be used for regular program code if necessary.

Special Function Registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend

Table 6. Interrupt Enable 1

Table 7. Interrupt Enable 2

Table 8. Interrupt Flag Register 1

NMIIFG Set via RST/NMI pin

Table 9. Interrupt Flag Register 2

Address		6		4				0
03h					UCB0TXIFG	UCBORXIFG	UCA0TXIFG	UCA0RXIFG
					rw-1	rw-0	rw-1	rw-0
UCA0RXIFG	USCI A0 receive-interrupt flag							
UCA0TXIFG	USCI_A0 transmit-interrupt flag							
UCB0RXIFG	USCI_B0 receive-interrupt flag							
UCB0TXIFG	USCI B0 transmit-interrupt flag							

EXAS **NSTRUMENTS**

www.ti.com SLAS578H –NOVEMBER 2007–REVISED JULY 2011

Memory Organization

Table 10. Memory Organization

Bootstrap Loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the MSP430 Programming Via the Bootstrap Loader User's Guide, literature number [SLAU319](http://www.ti.com/lit/pdf/SLAU319).

Table 11. BSL Function Pins

Flash Memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n. Segments A to D are also called information memory.
- Segment A contains calibration data. After reset, segment A is protected against programming and erasing. It can be unlocked, but care should be taken not to erase this segment if the device-specific calibration data is required.

Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x2xx Family User's Guide [\(SLAU144\)](http://www.ti.com/lit/pdf/SLAU144).

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator, an internal digitally-controlled oscillator (DCO), and a high-frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 µs. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal, a high-frequency crystal, or the internal very-low-power LF oscillator.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

The DCO settings to calibrate the DCO output frequency are stored in the information memory segment A.

Calibration Data Stored in Information Memory Segment A

Calibration data is stored for both the DCO and for ADC10 organized in a tag-length-value (TLV) structure.

Table 12. Tags Used by the ADC Calibration Tags

Table 13. Labels Used by the ADC Calibration Tags

Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

Digital I/O

There are three 8-bit I/O ports implemented—ports P1, P2, and P3:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all eight bits of port P1 and P2.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.

The MSP430F21x2 devices provide up to 24 total port I/O pins available externally. See the device pinout for more information.

Watchdog Timer (WDT+)

The primary function of the WDT+ module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.

ADC10

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion result handling allowing ADC samples to be converted and stored without any CPU intervention.

Comparator_A+

The primary function of the comparator A+ module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

Texas **NSTRUMENTS**

SLAS578H –NOVEMBER 2007–REVISED JULY 2011 **www.ti.com**

Timer0_A3

Timer0_A3 is a 16-bit timer/counter with three capture/compare registers. Timer0_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer0_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

INPUT PIN NUMBER		DEVICE INPUT	MODULE	MODULE	MODULE	OUTPUT PIN NUMBER	
PW	RHB, RTV	SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	PW	RHB, RTV
$21 - P1.0$	$21 - P1.0$	TACLK	TACLK	Timer	NA		
		ACLK	ACLK				
		SMCLK	SMCLK				
$9 - P2.1$	$7 - P2.1$	TAINCLK	INCLK				
$22 - P1.1$	$22 - P1.1$	TA ₀	CCI0A	CCR ₀	TA ₀	$22 - P1.1$	$22 - P1.1$
$10 - P2.2$	$8 - P2.2$	TA ₀	CCI0B			$26 - P1.5$	$26 - P1.5$
		DV_{SS}	GND			$10 - P2.2$	$8 - P2.2$
		DV_{CC}	$V_{\rm CC}$			ADC ₁₀ (internal)	ADC10 (internal)
$23 - P1.2$	$23 - P1.2$	TA ₁	CCI1A	CCR1	TA ₁	$23 - P1.2$	23 - P1.2
		CAOUT (internal)	CCI1B			$27 - P1.6$	$27 - P1.6$
		DV_{SS}	GND			$19 - P2.3$	$18 - P2.3$
		DV_{CC}	$V_{\rm CC}$			ADC ₁₀ (internal)	ADC10 (internal)
24 - P1.3	24 - P1.3	TA ₂	CCI ₂ A	CCR ₂	TA ₂	24 - P1.3	24 - P1.3
		ACLK (internal)	CCI2B			$28 - P1.7$	28 - P1.7
		DV_{SS}	GND			$20 - P2.4$	$19 - P2.4$
		DV_{CC}	$V_{\rm CC}$			ADC ₁₀ (internal)	ADC ₁₀ (internal)

Table 14. Timer0_A3 Signal Connections

Timer1_A2

Timer1_A2 is a 16-bit timer/counter with two capture/compare registers. Timer1_A2 can support multiple capture/compares, PWM outputs, and interval timing. Timer1_A2 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

INPUT PIN NUMBER		DEVICE INPUT	MODULE	MODULE	MODULE	OUTPUT PIN NUMBER	
PW	RHB, RTV	SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	PW	RHB, RTV
$21 - P1.0$	$21 - P1.0$	TACLK	TACLK	Timer	NA.		
		ACLK	ACLK				
		SMCLK	SMCLK				
$9 - P2.1$	$7 - P2.1$	TAINCLK	INCLK				
$22 - P1.1$	$22 - P1.1$	TA0	CCI0A	CCR ₀	TA0	17 - P3.6	$15 - P3.6$
17 - P3.6	15 - P3.6	TA0	CCI0B				
		DV_{SS}	GND				
		DV_{CC}	$V_{\rm CC}$				
18 - P3.7	$16 - P3.7$	TA1	CCI ₁ A	CCR1	TA1	$18 - P3.7$	$16 - P3.7$
		CAOUT (internal)	CCI1B				
		DV_{SS}	GND				
		$DV_{\rm CC}$	$V_{\rm CC}$				

Table 15. Timer1_A2 Signal Connections

Universal Serial Communications Interface (USCI)

The USCI module is used for serial data communication. The USCI module supports synchronous communication protocols like SPI (3 or 4 pin), I2C and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection (LIN), and IrDA.

USCI_A0 provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.

USCI B0 provides support for SPI (3 or 4 pin) and I2C.

Texas
Instruments

Peripheral File Map

Table 16. Peripherals With Word Access

Table 17. Peripherals With Byte Access

MSP430F21x2

www.ti.com SLAS578H –NOVEMBER 2007–REVISED JULY 2011

MODULE	REGISTER NAME	SHORT NAME	ADDRESS OFFSET
USCI_A0	USCI_A0 transmit buffer	UCA0TXBUF	0x0067
	USCI_A0 receive buffer	UCA0RXBUF	0x0066
	USCI_A0 status	UCA0STAT	0x0065
	USCI_A0 modulation control	UCA0MCTL	0x0064
	USCI_A0 baud rate control 1	UCA0BR1	0x0063
	USCI_A0 baud rate control 0	UCA0BR0	0x0062
	USCI_A0 control 1	UCA0CTL1	0x0061
	USCI_A0 control 0	UCA0CTL0	0x0060
	USCI_A0 IrDA receive control	UCA0IRRCTL	0x005F
	USCI_A0 IrDA transmit control	UCA0IRTCTL	0x005E
	USCI_A0 auto baud rate control	UCA0ABCTL	0x005D
Comparator_A+	Comparator_A port disable	CAPD	0x005B
	Comparator_A control 2	CACTL ₂	0x005A
	Comparator_A control 1	CACTL ₁	0x0059
Basic Clock System+	Basic clock system control 3	BCSCTL3	0x0053
	Basic clock system control 2	BCSCTL ₂	0x0058
	Basic clock system control 1	BCSCTL1	0x0057
	DCO clock frequency control	DCOCTL	0x0056
Port P ₃	Port P3 resistor enable	P3REN	0x0010
	Port P3 selection	P3SEL	0x001B
	Port P3 direction	P3DIR	0x001A
	Port P3 output	P3OUT	0x0019
	Port P3 input	P3IN	0x0018
Port P ₂	Port P2 selection 2	P2SEL2	0x0042
	Port P2 resistor enable	P2REN	0x002F
	Port P2 selection	P2SEL	0x002E
	Port P2 interrupt enable	P2IE	0x002D
	Port P2 interrupt edge select	P2IES	0x002C
	Port P2 interrupt flag	P2IFG	0x002B
	Port P2 direction	P ₂ D _{IR}	0x002A
	Port P2 output	P ₂ OUT	0x0029
	Port P2 input	P ₂ IN	0x0028
Port P1	Port P1 selection 2 register	P1SEL2	0x0041
	Port P1 resistor enable	P1REN	0x0027
	Port P1 selection	P1SEL	0x0026
	Port P1 interrupt enable	P ₁ IE	0x0025
	Port P1 interrupt edge select	P1IES	0x0024
	Port P1 interrupt flag	P1IFG	0x0023
	Port P1 direction	P1DIR	0x0022
	Port P1 output	P1OUT	0x0021
	Port P1 input	P ₁ IN	0x0020
Special Function	SFR interrupt flag 2	IFG ₂	0x0003
	SFR interrupt flag 1	IFG1	0x0002
	SFR interrupt enable 2	IE ₂	0x0001
	SFR interrupt enable 1	IE ₁	0x0000

Absolute Maximum Ratings(1)

(1) Stresses beyond those listed under absolute maximum ratingsmay cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditionsis not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to V_{SS} . The JTAG fuse-blow voltage, V_{FB} , is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.

(3) Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

Recommended Operating Conditions(1)

(1) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet. (2) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.

NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 1. Operating Area

Active Mode Supply Current (into DV_{cc} + AV_{cc}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) $(1)(2)$

(1) All inputs are tied to 0 V or V_{CC} . Outputs do not source or sink any current.
(2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crysta

The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

Typical Characteristics - Active-Mode Supply Current (Into DV_{cc} + AV_{cc}) ACTIVE-MODE CURRENT

Copyright © 2007–2011, Texas Instruments Incorporated **BDTIC.com/TI**¹⁹

EXAS STRUMENTS

Low-Power-Mode Supply Currents (Into V_{cc}) Excluding External Current⁽¹⁾⁽²⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) All inputs are tied to 0 V or V_{CC}. Outputs do not source or sink any current.
(2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

(3) Current for brownout and WDT clocked by SMCLK included.

(4) Current for brownout and WDT clocked by ACLK included.

(5) Current for brownout included.

EXAS STRUMENTS

Schmitt-Trigger Inputs (Ports P1, P2, P3, JTAG, RST/NMI, XIN(1))

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) XIN only in bypass mode

Inputs (Ports P1, P2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) An external signal sets the interrupt flag every time the minimum interrupt pulse width $t_{(int)}$ is met. It may be set with trigger signals shorter than $t_{(int)}$.

Leakage Current (Ports P1, P2, P3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.
(2) The leakage of the digital port pins is measured individually. The port pin is selected for input

The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

Outputs (Ports P1, P2, P3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The maximum total current, $I_{OH(max)}$ and $I_{OL(max)}$, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified.

(2) The maximum total current, $I_{OH(max)}$ and $I_{OL(max)}$, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

Output Frequency (Ports P1, P2, P3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) Alternatively, a resistive divider with two 0.5-kΩ resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.

(2) The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.

Typical Characteristics - Outputs

One output loaded at a time.

NSTRUMENTS

Texas

POR/Brownout Reset (BOR)(1)(2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level $V_{(B_1T_-)}$ + $V_{\text{hys}(B_1T_-)}$ is ≤ 1.8 V.

(2) During power up, the CPU begins code execution following a period of t_{d(BOR)} after V_{CC} = V_(B_IT-) + V_{hys(B_IT-)}. The default DCO settings must not be changed until V_{CC} ≥ V_{CC(min)}, where V_{CC(min)} is the minimum supply voltage for the desired operating frequency.

Figure 9. POR/Brownout Reset (BOR) vs Supply Voltage

 $V_{CC(drop)}$ V_{CC} 3 V t pw 0 0.5 1 1.5 2 0.001 1 1 1000 Typical Conditions 1 ns 1 ns tpw − Pulse Width − µs tpw − Pulse Width − µs VCC(drop) ^{- V} VCC = 3 V **Typical Characteristics - POR/Brownout Reset (BOR)**

Figure 11. V_{CC(drop)} Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

EXAS NSTRUMENTS

SLAS578H –NOVEMBER 2007–REVISED JULY 2011 **www.ti.com**

Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx $+ 1$: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO} .
- Modulation control bits MODx select how often $f_{DCO(RSEL,DCO+1)}$ is used within the period of 32 DCOCLK cycles. The frequency f_{DCO(RSEL,DCO)} is used for the remaining cycles. The frequency is an average equal to:

 $\sigma_{\rm{e}}$
average = $\frac{32 \times \text{DCO}(\text{RSEL},\text{DCO})}{\text{MOD} \times \text{f}_{\rm{DCO}(\text{RSEL},\text{DCO})} + (32 - \text{MOD}) \times \text{f}_{\rm{DCO}(\text{RSEL},\text{DCO}+1)}$ $f_{\text{average}} = \frac{32 \times f_{\text{DCO}(\text{RSEL},\text{DCO})} \times f_{\text{DCO}(\text{RSE})}}{ \text{MOD} \times f_{\text{DCO}(\text{RSEL},\text{DCO})} + (32 - \text{MOD}) \times f_{\text{DCO}(\text{RSE})}}$

DCO Frequency

Texas
Instruments

Calibrated DCO Frequencies - Tolerance at Calibration

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Calibrated DCO Frequencies - Tolerance Over Temperature 0°**C to 85**°**C**

Calibrated DCO Frequencies - Tolerance Over Supply Voltage V_{cc}

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Calibrated DCO Frequencies - Overall Tolerance

CALIBRATED 1-MHz FREQUENCY vs SUPPLY VOLTAGE 1.03 $T_A = 85 °C$ 1.02 $T_A = 25 °C$ 1.01 Frequency - MHz Frequency − MHz $T_A = 10¹⁄₅ °C$ 1.00 $T_A = -40 °C$ 0.99 0.98 0.97 1.5 1.5 2.0 2.5 3.0 3.5 4.0 V_{CC} − Supply Voltage – V **Figure 12.**

Typical Characteristics - Calibrated 1-MHz DCO Frequency

Wake-Up From Lower-Power Modes (LPM3/4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, a port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

(2) Parameter applicable only if DCOCLK is used for MCLK.

Typical Characteristics - DCO Clock Wake-Up Time From LPM3/4 CLOCK WAKE-UP TIME FROM LPM3

DCO With External Resistor R_{osc}⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) R_{OSC} = 100 kΩ. Metal film resistor, type 0257, 0.6 W with 1% tolerance and T_K = ±50 ppm^{/°}C.

Texas **NSTRUMENTS**

SLAS578H –NOVEMBER 2007–REVISED JULY 2011 **www.ti.com**

Crystal Oscillator LFXT1, Low-Frequency Mode(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.

(a) Keep the trace between the device and the crystal as short as possible.

(b) Design a good ground plane around the oscillator pins.

(c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.

(d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.

(e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.

(f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins. (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.

(2) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the crystal that is used.

(3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.

(4) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) Calculated using the box method:

I version: [MAX(-40...85°C) - MIN(-40...85°C)]/MIN(-40...85°C)/[85°C - (-40°C)]

T version: [MAX(-40...105°C) - MIN(-40...105°C)]/MIN(-40...105°C)/[105°C - (-40°C)]

(2) Calculated using the box method: [MAX(1.8...3.6 V) - MIN(1.8...3.6 V)]/MIN(1.8...3.6 V)/(3.6 V - 1.8 V)

STRUMENTS

FXAS

Crystal Oscillator LFXT1, High-Frequency Mode(1)

(1) To improve EMI on the XT2 oscillator the following guidelines should be observed:

(a) Keep the trace between the device and the crystal as short as possible.

(b) Design a good ground plane around the oscillator pins.

(c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.

(d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.

(e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.

(f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.

(g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.

(2) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.

(3) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.

(4) Frequencies below the MIN specification set the fault flag, frequencies above the MAX specification do not set the fault flag, and frequencies in between might set the flag.

(5) Measured with logic-level input frequency, but also applies to operation with crystals.

Timer0_A3

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Timer1_A2

USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The DCO wake-up time must be considered in LPM3/4 for baudrates above 1 MHz.

(2) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.

USCI (SPI Master Mode)(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 20](#page-36-0) and [Figure 21](#page-36-1))

(1) $f_{UCKCLK} = 1/2t_{LO/H}$ with $t_{LO/H} \ge \text{max}(t_{VALID, MO(USCI)} + t_{SU, SI(Slave)}, t_{SU, MI(USCI)} + t_{VALID, SO(Slave)}).$ For the slave's parameters $t_{\text{SU,SI(Slave)}}$ and t_{VALU} , so(slave), see the SPI parameters of the attached slave.

USCI (SPI Slave Mode)(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 22](#page-37-0) and [Figure 23](#page-37-1))

(1) $f_{\text{UCKCLK}} = 1/2t_{\text{LO/HI}}$ with $t_{\text{LO/HI}} \ge \max(t_{\text{VALID,MO(Master)}} + t_{\text{SU,SI(USCI)}} , t_{\text{SU,MI(Master)}} + t_{\text{VALID,SO(USCI)}}).$

For the master's parameters t_{SU,MI(Master)} and t_{VALID,MO(Master)} refer to the SPI parameters of the attached slave.

MSP430F21x2

www.ti.com SLAS578H –NOVEMBER 2007–REVISED JULY 2011

USCI (I2C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 24](#page-38-0))

Figure 24. I2C Mode Timing

Comparator_A+(1)

over recommended operating free-air temperature range (unless otherwise noted)

(1) The leakage current for the Comparator_A+ terminals is identical to I_{lkg(Pxy)} specification.
(2) The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A+ inputs on successive measur two successive measurements are then summed together.

(3) Response time measured at P2.2/TA0.0/A2/CA4/CAOUT. If the Comparator_A+ is enabled a settling time of 60 ns (typical) is added to the response time.

MSP430F21x2

www.ti.com SLAS578H –NOVEMBER 2007–REVISED JULY 2011

Figure 26. Overdrive Definition

Figure 27. Comparator_A+ Short Resistance Test Condition

Texas **NSTRUMENTS**

SLAS578H –NOVEMBER 2007–REVISED JULY 2011 **www.ti.com**

10-Bit ADC, Power Supply and Input Range Conditions(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

(1) The leakage current is defined in the leakage current table with Px.x/Ax parameter.

(2) The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.
(3) The internal reference supply current is not included in current consumption paramete

(3) The internal reference supply current is not included in current consumption parameter I_{ADC10} .

(4) The internal reference current is supplied via terminal V_{CC}. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.

EXAS

10-Bit ADC, Built-In Voltage Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The capacitance applied to the internal buffer operational amplifier, if switched to terminal P2.4/TA2/A4/V_{REF+}/V_{eREF+} (REFOUT = 1),
must be limited; otherwise, the reference buffer may become unstable.

(2) Calculated using the box method: $((MAX(V_{REF}(T)) - MIN(V_{REF}(T))) / MIN(V_{REF}(T)) / (T_{MAX} - T_{MIN})$

(3) The condition is that the error in a conversion started after t_{REFON} or t_{RefBuf} is less than ± 0.5 LSB.

10-Bit ADC, External Reference(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_I, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.

(2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.

(3) Under this condition, the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I_{REFB} . The current consumption can be limited to the sample and conversion period with REBURST = 1.

(4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.

(5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

10-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The condition is that the error in a conversion started after $t_{ADC100N}$ is less than ± 0.5 LSB. The reference and input signal are already settled.

10-Bit ADC, Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The reference buffer offset adds to the gain and total unadjusted error.

10-Bit ADC, Temperature Sensor and Built-In V_{MID}⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The sensor current I_{SENSOR} is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, ISENSOR is included in IREF+. When REFON = 0, ISENSOR applies during conversion of the temperature sensor $input$ (INCH = 0Ah).

- (2) The following formula can be used to calculate the temperature sensor output voltage:
- $V_{\text{Sensor,typ}} = \text{TC}_{\text{Sensor}}$ (273 + T [$^{\circ}$ C]) + $V_{\text{Offset,sensor}}$ [mV] or

 $V_{\text{Sensor,typ}} = TC_{\text{Sensor}} T [^{\circ}C] + V_{\text{Sensor}} (T_A = 0^{\circ}C)$ [mV]

(3) Results based on characterization and/or production test, not TC_{Sensor} or V_{Offset, sensor}.

 (4) No additional current is needed. The V_{MID} is used during sampling.

(5) The on time, t_{VMID(on)}, is included in the sampling time, $t_{VMD|Samp|e}$; no additional on time is needed.

Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

(2) These values are hardwired into the flash controller's state machine $(t_{FTG} = 1/f_{FTG})$.

RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) Tools accessing the Spy-Bi-Wire interface need to wait for the maximum $t_{SBW,En}$ time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

(2) f_{TCK} may be restricted to meet the timing requirements of the module selected.

JTAG Fuse(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) Once the fuse is blown, no further access to the JTAG/Test and emulation features is possible, and the JTAG block is switched to bypass mode.

APPLICATION INFORMATION

Table 18. Port P1 (P1.0) Pin Functions

TEXAS INSTRUMENTS

SLAS578H –NOVEMBER 2007–REVISED JULY 2011 **www.ti.com**

Port P1 Pin Schematic: P1.1 to P1.3, Input/Output With Schmitt Trigger

Table 19. Port P1 (P1.1 to P1.3) Pin Functions

Table 20. Port P1 (P1.4) Pin Functions

(1) $X = Don't care$

(2) In JTAG mode, the internal pullup/pulldown resistors are disabled.

Texas **NSTRUMENTS**

SLAS578H –NOVEMBER 2007–REVISED JULY 2011 **www.ti.com**

Port P1 Pin Schematic: P1.5 to P1.7

(1) $X = Don't care$

(2) In JTAG mode, the internal pullup/pulldown resistors are disabled.

Port P2 Pin Schematic: P2.0 and P2.1, Input/Output With Schmitt Trigger

Table 22. Port P2 (P2.0 and P2.1) Pin Functions

(1) $X = Don't care$

(1) $X = Don't care$

Port P2 Pin Schematic: P2.3 and P2.4, Input/Output With Schmitt Trigger

Table 24. Port P2 (P2.3 and P2.4) Pin Functions

(1) $X = Don't care$

Texas
Instruments

Table 24. Port P2 (P2.3 and P2.4) Pin Functions (continued)

Port P2 Pin Schematic: P2.5, Input/Output With Schmitt Trigger

Table 25. Port P2 (P2.5) Pin Functions

(1) $X = Don't care$

(2) Setting the CAPD.x bit disables the output driver as well as the input to prevent parasitic cross currents when applying analog signals. Selecting the CAx input to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.

EXAS NSTRUMENTS

SLAS578H –NOVEMBER 2007–REVISED JULY 2011 **www.ti.com**

Table 26. Port P2 (P2.6) Pin Functions

(1) $X = Don't care$

 (2) Setting the CAPD.x bit disables the output driver as well as the input to prevent parasitic cross currents when applying analog signals. Selecting the CAx input to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.

Table 27. Port P2 (P2.7) Pin Functions

(1) $X = Don't care$

(2) Setting the CAPD.x bit disables the output driver as well as the input to prevent parasitic cross currents when applying analog signals. Selecting the CAx input to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.

Port P3 Pin Schematic: P3.0, Input/Output With Schmitt Trigger

Table 28. Port P3 (P3.0) Pin Functions

(1) $X = Don't care$

(2) The pin direction is controlled by the USCI module.

Port P3 Pin Schematic: P3.1 to P3.5, Input/Output With Schmitt Trigger

Table 29. Port P3 (P3.1 to P3.5) Pin Functions

(1) $X = Don't care$

(2) The pin direction is controlled by the USCI module.

 (3) If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.

Texas **NSTRUMENTS**

SLAS578H –NOVEMBER 2007–REVISED JULY 2011 **www.ti.com**

Port P3 Pin Schematic: P3.6 and P3.7, Input/Output With Schmitt Trigger

Table 30. Port P3 (P3.6 and P3.7) Pin Functions

(1) $X = Don't care$

62 **WWW.BDTIC.com/Times Instruments Incorporated**

JTAG Fuse Check Mode

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, I_{TF} , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

When the TEST pin is again taken low after a test or programming session, the fuse check mode and sense currents are terminated.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current flows only when the fuse check mode is active and the TMS pin is in a low state (see [Figure 31](#page-62-0)). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).

Figure 31. Fuse Check Mode Current

NOTE

The CODE and RAM data protection is ensured if the JTAG fuse is blown and the 256-bit bootloader access key is used. Also, see the [Bootstrap Loader](#page-10-0) section for more information.

Texas
Instruments

REVISION HISTORY

PACKAGING INFORMATION

Addendum-Page 1

www.ti.com 17-Nov-2011

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Pack Materials-Page 1 **www.BDTIC.com/TI**

TEXAS
SINSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Jun-2011

Pack Materials-Page 2 **www.BDTIC.com/TI**

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE

This drawing is subject to change without notice. **B.**

 $\hat{\mathbb{C}}$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

 $\hat{\mathbb{D}}$ Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.

D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-220.

RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: A. All linear dimensions are in millimeters

RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD

NOTES: All linear dimensions are in millimeters. A

- This drawing is subject to change without notice. **B.**
- Publication IPC-7351 is recommended for alternate designs. C.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.

E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.

F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

MECHANICAL DATA

-
- Quad Flatpack, No-Leads (QFN) package configuration. $\mathbb{C}.$
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. Е. Falls within JEDEC MO-220. F.

RTV (S-PWQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: All linear dimensions are in millimeters

RTV (S-PWQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD

NOTES: All linear dimensions are in millimeters. А.

- This drawing is subject to change without notice. $B₁$
- Publication IPC-7351 is recommended for alternate designs. C.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.

E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.

F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

TI E2E Community Home Page e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

www.BDTIC.com/TI