SCBS247G - AUGUST 1992 - REVISED JULY 1998


- Members of the Texas Instruments
 Widebus™ Family
- B-Port Outputs Have Equivalent 25-Ω
 Series Resistors, So No External Resistors
 Are Required
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- UBT[™] (Universal Bus Transceiver)
 Combines D-Type Latches and D-Type
 Flip-Flops for Operation in Transparent,
 Latched, Clocked, or Clock-Enabled Mode
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs.

SN54ABT162601 . . . WD PACKAGE SN74ABT162601 . . . DGG OR DL PACKAGE (TOP VIEW)



For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output-enable OEAB is active-low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.

The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent 25- Ω series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.

SCBS247G - AUGUST 1992 - REVISED JULY 1998

description (continued)

The SN54ABT162601 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT162601 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE[†]

	II	NPUTS			OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	Α	В
Х	Н	Х	Х	Х	Z
Х	L	Н	X	L	L
Х	L	Н	Χ	Н	Н
Н	L	L	X	Χ	в ₀ ‡
Н	L	L	X	Χ	В ₀ ‡ В ₀ ‡
L	L	L	\uparrow	L	L
L	L	L	\uparrow	Н	Н
L	L	L	L	Χ	в ₀ ‡
L	L	L	Н	Χ	В ₀ ‡ В ₀ §


[†] A-to-B data flow is shown: B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA, CLKBA, and $\overline{\text{CLKENBA}}$.



[‡] Output level before the indicated steady-state input conditions were established

[§] Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	
Voltage range applied to any output in the high or power-off state, Vo	0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT162601 (A port)	96 mA
SN74ABT162601 (A port)	128 mA
B port	30 mA
Input clamp current, $I_{IK}(V_I < 0)$	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	81°C/W
DL package	
Storage temperature range, T _{Stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SCBS247G - AUGUST 1992 - REVISED JULY 1998

recommended operating conditions (see Note 3)

			SN54ABT	162601	SN74ABT	162601	UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC} Supply voltage				5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		8.0	V
VI	Input voltage		0	Vcc	0	VCC	V
la	High level output ourrent	A port		-24		-32	mA
ЮН	High-level output current	B port		-12		-12	IIIA
1	Low lovel output ourrent	A port		48		64	A
lOL	Low-level output current	B port		12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔVCC	Power-up ramp rate	-	200		200		μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the devices must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application note, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCBS247G - AUGUST 1992 - REVISED JULY 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA.	DAMETER	TEST COL	IDITIONS	Т	A = 25°C	:	SN54ABT162601		SN74ABT162601		LINUT	
PAI	RAMETER	TEST CON	IDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
٧ıK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	I _{OH} = -3 mA	2.5			2.5		2.5			
	A nort	V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3			
	A port	V 45V	I _{OH} = -24 mA	2			2					
\ \/ .		V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2		V	
VOH		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	3.35			3.3		3.35		V	
	D nort	V _C C = 5 V,	$I_{OH} = -1 \text{ mA}$	3.85			3.8		3.85			
	B port	\\ 4 E \\	$I_{OH} = -3 \text{ mA}$	3.1			3		3.1			
		V _{CC} = 4.5 V	I _{OH} = -12 mA	2.6					2.6			
	A port	V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55				
VOL	A port	VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V	
	B port	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 12 mA			0.8		0.8		0.8		
V _{hys}					100						mV	
	Control inputs	$V_{CC} = 0$ to 5.5 V, $V_I = V_{CC}$ or GND				±1		±1		±1	^	
11	A or B ports	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$				±20		±20		±20	μА	
lozpu	J	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V},$	OE = X			±50		±50** ±50		±50	μΑ	
IOZPE)	V _{CC} = 2.1 V to 0, V _O = 0.5 V to 2.7 V,	OE = X			±50		±50**		±50	μΑ	
lozH [‡]	:	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}$ $V_{O} = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$				10		10		10	μА	
loz _L ‡		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}$ $V_{O} = 0.5 \text{ V}, \overline{OE} \ge 2 \text{ V}$	/, /			-10		-10		-10	μΑ	
l _{off}		$V_{CC} = 0$,	V _I or V _O ≤ 4.5 V			±100*				±100	μΑ	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ	
IO§	A port B port	V _{CC} = 5.5 V,	V _O = 2.5 V	-50 -25	-100 -55	-180 -100	-50 -25	-180 -100	-50 -25	-180 -100	mA	
		V _{CC} = 5.5 V,	Outputs high			3		3		3		
Icc	A or B ports	$I_{O} = 0$,	Outputs low			36		36		36	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		3 3		3					
ΔICC¶		V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				50		50		50	μΑ	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3						pF	
C _{io}	A or B ports	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$			9						pF	

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.



^{**} On products compliant to MIL-PRF-38535, this parameter is not production tested.

 $[\]dagger$ All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] The parameters IOZH and IOZL include the input leakage current.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

SCBS247G - AUGUST 1992 - REVISED JULY 1998

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(see Figure 1)


				SN54ABT	162601	SN74ABT	162601	UNIT
				MIN	MAX	MIN	MAX	UNII
fclock	Clock frequency			0	150	0	150	MHz
		LEAB or LEBA high		2.5		2.5		20
t _w	Pulse duration	CLKAB or CLKBA high or low	3.3		3	ns		
		A before CLKAB↑ or B before CLKBA↑	4.8		4.3			
١.	Catus time			2.5		2.5		
t _{su}	Setup time	A before LEAB↓ or B before LEBA↓	1.2		1		ns	
		CLKEN before CLK↑	CLKEN before CLK↑					
		A after CLKAB↑ or B after CLKBA↑	0.5		0			
t _h	Hold time	A after LEAB↓ or B after LEBA↓	2		0.5		ns	
		CLKEN after CLK↑		0.5		0		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO		CC = 5 V A = 25°C		SN54ABT	162601	SN74ABT162601		UNIT
	(INPUT)	(OUTPUT)	MIN TYP MAX			MIN	MAX	MIN	MAX	
f _{max}			150			150		150		MHz
^t PLH	А	В	1.5	2.8	4	1.5	5.1	1.5	4.8	ns
^t PHL	Α	Ь	2	3.7	5.2	2	6.1	2	5.7	115
^t PLH	В	А	1	2.5	3.6	1	4.5	1	4	ns
^t PHL	В	^	2	3.3	4.5	2	5.1	2	4.9	115
t _{PLH}	LEBA	А	2	3.3	4.5	2	5.6	2	5	ns
t _{PHL}	LEDA	A	2	3.6	4.7	2	5.4	2	5	115
t _{PLH}	LEAB	В	2	3.4	4.8	2	6.1	2	5.6	5.6 5.9
tPHL	LEAD		2	3.8	5.2	2	6.4	2	5.9	
^t PLH	CLKBA	А	1.5	3.1	4.7	1.5	5.4	1.5	5.3	ns
t _{PHL}	CLNDA	Λ	1.5	3.1	4.3	1.5	5.2	1.5	5	113
^t PLH	CLKAB	В	1.5	3.3	4.7	1.5	6	1.5	5.5	ns
t _{PHL}	CLNAB	В	1.5	3.5	4.8	1.5	5.8	1.5	5.3	118
^t PZH	OEDA.	А	2	3.5	4.6	2	5.5	2	5.1	ns
tPZL	OEBA	A	2	3.7	4.7	2	5.8	2	5.4	118
^t PZH	OEAB	В	2	3.8	5.3	1.5	6.6	2	6.1	ns
t _{PZL}	OEAB	Ь	2	3.6	5.1	2	6.2	2	5.7	118
^t PHZ	OEBA	А	2	3.6	5.4	1.4	6.6	2	6.2	ns
t _{PLZ}	OEBA	A	1.5	3.2	4.7	1.5	5.8	1.5	5.4	115
^t PHZ	 OEAB	В	2	3.4	4.8	1.4	5.6	2	5.4	-
^t PLZ	UEAD	D D	1.5	3.2	4.5	1.5	5.7	1.5	5.2	ns



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

www.ti.com 15-Oct-2009

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9859301QXA	ACTIVE	CFP	WD	56	1	TBD	A42	N / A for Pkg Type
74ABT162601DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ABT162601DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ABT162601DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162601DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162601DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162601DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162601DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54ABT162601WD	ACTIVE	CFP	WD	56	1	TBD	A42	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






com 11-Mar-2008


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT162601DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ABT162601DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

PACKAGE MATERIALS INFORMATION

11-Mar-2008




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT162601DGGR	TSSOP	DGG	56	2000	346.0	346.0	41.0
SN74ABT162601DLR	SSOP	DL	56	1000	346.0	346.0	49.0

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

WD (R-GDFP-F**)

CERAMIC DUAL FLATPACK

48 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA

GDFP1-F56 and JEDEC MO-146AB

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com **DLP® Products** www.dlp.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications Audio www.ti.com/audio Automotive www.ti.com/automotive Broadband www.ti.com/broadband Digital Control www.ti.com/digitalcontrol Medical www.ti.com/medical Military www.ti.com/military Optical Networking www.ti.com/opticalnetwork Security www.ti.com/security Telephony www.ti.com/telephony Video & Imaging www.ti.com/video Wireless www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated