- \bullet **Free-Running CLKA and CLKB Can Be Asynchronous or Coincident**
- \bullet **Two Independent 64** × **36 Clocked FIFOs Buffering Data in Opposite Directions**
- \bullet **Mailbox-Bypass Register for Each FIFO**
- \bullet **Dynamic Port-B Bus Sizing of 36 Bits (Long Word), 18 Bits (Word), and 9 Bits (Byte)**
- \bullet **Selection of Big- or Little-Endian Format for Word and Byte Bus Sizes**
- \bullet **Three Modes of Byte-Order Swapping on Port B**
- \bullet **Almost-Full and Almost-Empty Flags**
- \bullet **Microprocessor Interface Control Logic**
- \bullet **EFA, FFA, AEA, and AFA Flags Synchronized by CLKA**
- \bullet **EFB, FFB, AEB, and AFB Flags Synchronized by CLKB**
- \bullet **Passive Parity Checking on Each Port**
- \bullet **Parity Generation Can Be Selected for Each Port**

SGBS308F – AUGUST 1995 – REVISED MAY 2000

- \bullet **Low-Power Advanced BiCMOS Technology**
- \bullet **Supports Clock Frequencies up to 50 MHz**
- \bullet **Fast Access Times of 12 ns**
- \bullet **Released as DSCC SMD (Standard Microcircuit Drawing) 5962-9560901QYA and 5962-9560901NXD**
- \bullet **Package Options Include 132-Pin Ceramic Quad Flat (HFP) and 120-Pin Plastic Quad Flat (PCB) Packages**

description

The SN54ABT3614 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 50 MHz and has read-access times as fast as 12 ns. Two independent 64 \times 36 dual-port SRAM FIFOs in this device buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. FIFO data on port B can be input and output in 36-bit, 18-bit, and 9-bit formats, with a choice of big- or little-endian configurations. Three modes of byte-order swapping are possible with any bus-size selection. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and can be ignored if not desired. Parity generation can be selected for data read from each port.

The SN54ABT3614 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses controlled by a synchronous interface.

The full flag and almost-full flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag and almost-empty flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.

The SN54ABT3614 is characterized for operation over the full military temperature range of –55°C to 125°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. **Copyright Capyright Capyrigh Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.** www.BDSRITEXAS

SGBS308F – AUGUST 1995 – REVISED MAY 2000

NC – No internal connection

PCB PACKAGE

WWW.BDSRITEXAS

SGBS308F – AUGUST 1995 – REVISED MAY 2000

functional block diagram

Terminal Functions

Terminal Functions (Continued)

detailed description

reset

The SN54ABT3614 is reset by taking the reset (RST) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flags (FFA, FFB) low, the empty flags (EFA, EFB) low, the almost-empty flags (AEA, AEB) low, and the almost-full flags (AFA, AFB) high. A reset also forces the mailbox flags (MBF1, MBF2) high. After a reset, FFA is set high after two low-to-high transitions of CLKA and FFB is set high after two low-to-high transitions of CLKB. The device must be reset after power up before data is written to its memory.

A low-to-high transition on $\overline{\text{RST}}$ loads the almost-full and almost-empty offset register (X) with the value selected by the flag-select (FS0, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

FIFO write/read operation

The state of the port-A data (A0–A35) outputs is controlled by the port-A chip select ($\overline{\text{CSA}}$) and the port-A write/read select (W/RA). The A0–A35 outputs are in the high-impedance state when either CSA or W/RA is high. The A0–A35 outputs are active when both $\overline{\text{CSA}}$ and W/RA are low. Data is loaded into FIFO1 from the A0–A35 inputs on a low-to-high transition of CLKA when \overline{CSA} is low, W/ \overline{RA} is high, ENA is high, MBA is low, and FFA is high. Data is read from FIFO2 to the A0–A35 outputs by a low-to-high transition of CLKA when CSA is low, W/ \overline{RA} is low, ENA is high, MBA is low, and \overline{EFA} is high (see Table 2).

CSA	W/RA	ENA	MBA	CLKA	A0-A35 OUTPUTS	PORT FUNCTION	
н	X	X	X	X	In high-impedance state	None	
	н		X	X	In high-impedance state	None	
	н	н		↑	In high-impedance state	FIFO ₁ write	
	н	н	н	个	In high-impedance state	Mail1 write	
				X	Active, FIFO2 output register	None	
		н		个	Active, FIFO2 output register	FIFO ₂ read	
			н	X	Active, mail2 register	None	
		н	н	↑	Active, mail2 register	Mail2 read (set MBF2 high)	

Table 2. Port-A Enable Function Table

The state of the port-B data (B0–B35) outputs is controlled by the port-B chip select (CSB) and the port-B write/read select (W/RB). The B0–B35 outputs are in the high-impedance state when either CSB or W/RB is high. The B0–B35 outputs are active when both CSB and W/RB are low. Data is loaded into FIFO2 from the B0–B35 inputs on a low-to-high transition of CLKB when CSB is low, W/RB is high, ENB is high, FFB is high, and either SIZ0 or SIZ1 is low. Data is read from FIFO1 to the B0–B35 outputs by a low-to-high transition of CLKB when $\overline{\text{CSB}}$ is low, W/RB is low, ENB is high, $\overline{\text{EFB}}$ is high, and either SIZ0 or SIZ1 is low (see Table 3).

SGBS308F – AUGUST 1995 – REVISED MAY 2000

FIFO write/read operation (continued)

CSB	W/RB	ENB	SIZ1, SIZ0	CLKB	B0-B35 OUTPUTS	PORT FUNCTION	
H	X	X	X	X	In high-impedance state	None	
L	н		X	X	In high-impedance state	None	
L	н	н	One, both low	↑	In high-impedance state	FIFO ₂ write	
L	н	н	Both high	↑	In high-impedance state	Mail ₂ write	
L	L	L	One, both low	X	Active, FIFO1 output register	None	
L		н	One, both low	\uparrow	Active, FIFO1 output register	FIFO ₁ read	
L			Both high	X	Active, mail1 register	None	
		н	Both high		Active, mail1 register	Mail1 read (set MBF1 high)	

Table 3. Port-B Enable Function Table

The setup- and hold-time constraints to the port clocks for the port chip selects $(\overline{CSA}, \overline{CSB})$ and write/read selects (W/RA, W/RB) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port chip select and write/read select can change states during the setup- and hold-time window of the cycle.

synchronized FIFO flags

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1996 High-Performance FIFO Memories Data Book, literature number SCAD003). EFA, AEA, FFA, and AFA are synchronized to CLKA. EFB, AEB, FFB, and AFB are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation

† X is the value in the almost-empty flag and almost-full flag offset register.

Table 5. FIFO2 Flag Operation

 \dagger X is the value in the almost-empty flag and almost-full flag offset register.

empty flags (EFA, EFB)

The empty flag of a FIFO is synchronized to the port clock that reads data from its array. When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored. When reading FIFO1 with a byte or word size on port B, EFB is set low when the fourth byte or second word of the last long word is read.

The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the empty-flag synchronizing clock; therefore, an empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FIFO is set high by the second low-to-high transition of the synchronizing clock and the new data word can be read to the FIFO output register in the following cycle.

A low-to-high transition on an empty-flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time t_{sk1} , or greater, after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 13 and 14).

full flags (FFA, FFB)

The full flag of a FIFO is synchronized to the port clock that writes data to its array. When the full flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls a full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full–1, or full–2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the full-flag synchronizing clock; therefore, a full flag is low if less than two cycles of the full-flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the full-flag synchronizing clock after the read sets the full flag high and data can be written in the following clock cycle.

A low-to-high transition on a full-flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time t_{sk1}, or greater, after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 15 and 16).

almost-empty flags (AEA, AEB)

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see *reset*). An almost-empty flag is low when the FIFO contains X or fewer long words in memory and is high when the FIFO contains (X + 1) or more long words.

Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing $(X + 1)$ or more long words remains low if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the (X + 1) level. An almost-empty flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO write that fills memory to the $(X + 1)$ level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time t_{sk2} , or greater, after the write that fills the FIFO to $(X + 1)$ long words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 17 and 18).

almost-full flags (AFA, AFB)

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full–1, or almost full–2. The almost-full state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see *reset*). An almost-full flag is low when the FIFO contains (64 – X) or more long words in memory and is high when the FIFO contains $[64 - (X + 1)]$ or fewer long words.

Two low-to-high transitions of the almost-full-flag synchronizing clock are required after a FIFO read for the almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing $[64 - (X + 1)]$ or fewer words remains low if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of long words in memory to $[64 - (X + 1)]$. An almost-full flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO read that reduces the number of long words in memory to $[64 - (X + 1)]$. A low-to-high transition of an almost-full-flag synchronizing clock begins the first synchronization cycle if it occurs at time t_{sk2} , or greater, after the read that reduces the number of long words in memory to $[64 - (X + 1)]$. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 19 and 20).

mailbox registers

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data-transfer operation. A low-to-high transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by \overline{CSA} , W/RA, and ENA, and MBA is high. A low-to-high transition on CLKB writes B0–B35 data to the mail2 register when a port-B write is selected by CSB, W/RB, and ENB and both SIZ0 and SIZ1 are high. Writing data to a mail register sets the corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while the mail flag is low.

When the port-A data outputs (A0–A35) are active, the data on the bus comes from the FIFO2 output register when MBA is low and from the mail2 register when MBA is high. When the port-B data outputs (B0–B35) are active, the data on the bus comes from the FIFO1 output register when either one or both SIZ1 and SIZ0 are low and from the mail2 register when both SIZ1 and SIZ0 are high. The mail1 register flag (MBF1) is set high by a rising CLKB edge when a port-B read is selected by \overline{CSB} , W/RB, and ENB and both port-B bus-size select (SIZ1 and SIZ0) inputs are high. The mail2 register flag ($\overline{MBF2}$) is set high by a rising CLKA edge when a port-A read is selected by CSA, W/RA, and ENA and MBA is high. The data in the mail register remains intact after it is read and changes only when new data is written to the register.

dynamic bus sizing

The port-B bus can be configured in a 36-bit long word, 18-bit word, or 9-bit byte format for data read from FIFO1 or written to FIFO2. Word- and byte-size bus selections can utilize the most-significant bytes of the bus (big endian) or least-significant bytes of the bus (little endian). Port-B bus size can be changed dynamically and synchronous to CLKB to communicate with peripherals of various bus widths.

The levels applied to SIZ0 and SIZ1 and the big-endian select (BE) input are stored on each CLKB low-to-high transition. The stored port-B bus-size selection is implemented by the next rising edge on CLKB according to Figure 1.

Only 36-bit long-word data is written to or read from the two FIFO memories on the SN54ABT3614. Bus-matching operations are done after data is read from the FIFO1 RAM and before data is written to the FIFO2 RAM. Port-B bus sizing does not apply to mail-register operations.

SN54ABT3614 64 × **36** × **2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY**

WITH BUS MATCHING AND BYTE SWAPPING SGBS308F – AUGUST 1995 – REVISED MAY 2000 **Read From FIFO1/Write to FIFO2 Write to FIFO1/Read From FIFO2 (a) LONG WORD SIZE 1st: Read From FIFO1/Write to FIFO2 2nd: Read From FIFO1/Write to FIFO2 (b) WORD SIZE – BIG ENDIAN 1st: Read From FIFO1/Write to FIFO2 2nd: Read From FIFO1/Write to FIFO2 (c) WORD SIZE – LITTLE ENDIAN 1st: Read From FIFO1/Write to FIFO2** \mathcal{E}/\mathcal{A} \mathcal{E}/\mathcal{A} \mathcal{E}/\mathcal{A} \mathcal{E}/\mathcal{E} 2nd: Read From FIFO1/Write to FIFO2 **B35 B27 B26 B18 B17 B9 B8 B0** <u>in the contract of the contra</u> $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ 3rd: Read From FIFO1/Write to FIFO2 **4th: Read From FIFO1/Write to FIFO2 (d) BYTE SIZE – BIG ENDIAN** \blacksquare and the contract of **BYTE ORDER ON PORT A: A35 A27 A26 A18 A17 A9 A8 A0 B35 B27 B26 B18 B17 B9 B8 B0 XLL BE SIZ1 SIZ0 A BC D A BC D A B C D C D A B A B C D B35 B27 B26 B18 B17 B9 B8 B0 L LH BE SIZ1 SIZ0 H LH** \overline{BE} \overline{B} SIZ1 \overline{S} SIZ0 **L HL BE SIZ1 SIZ0**

Figure 1. Dynamic Bus Sizing

SGBS308F – AUGUST 1995 – REVISED MAY 2000

(e) BYTE SIZE – LITTLE ENDIAN

Figure 1. Dynamic Bus Sizing (Continued)

bus-matching FIFO1 reads

Data is read from the FIFO1 RAM in 36-bit long-word increments. If a long-word bus size is implemented, the entire long word immediately shifts to the FIFO1 output register. If byte or word size is implemented on port B, only the first one or two bytes appear on the selected portion of the FIFO1 output register, with the rest of the long word stored in auxiliary registers. In this case, subsequent FIFO1 reads with the same bus-size implementation output the rest of the long word to the FIFO1 output register in the order shown by Figure 1.

Each FIFO1 read with a new bus-size implementation automatically unloads data from the FIFO1 RAM to its output register and auxiliary registers. Therefore, implementing a new port-B bus size and performing a FIFO1 read before all bytes or words stored in the auxiliary registers have been read results in a loss of the unread long-word data.

When reading data from FIFO1 in byte or word format, the unused B0-B35 outputs remain inactive but static with the unused FIFO1 output register bits holding the last data value to decrease power consumption.

bus-matching FIFO2 writes

Data is written to the FIFO2 RAM in 36-bit long-word increments. FIFO2 writes, with a long-word bus size, immediately store each long word in FIFO2 RAM. Data written to FIFO2 with a byte or word bus size stores the initial bytes or words in auxiliary registers. The CLKB rising edge that writes the fourth byte or the second word of long word to FIFO2 also stores the entire long word in FIFO2 RAM. The bytes are arranged in the manner shown in Figure 1.

Each FIFO2 write with a new bus-size implementation resets the state machine that controls the data flow from the auxiliary registers to the FIFO2 RAM. Therefore, implementing a new bus size and performing a FIFO2 write before bytes or words stored in the auxiliary registers have been loaded to FIFO2 RAM results in a loss of data.

port-B mail-register access

In addition to selecting port-B bus sizes for FIFO reads and writes, the port-B bus size select (SIZ0, SIZ1) inputs also access the mail registers. When both SIZ0 and SIZ1 are high, the mail1 register is accessed for a port-B long-word read and the mail2 register is accessed for a port-B long-word write. The mail register is accessed immediately and any bus-sizing operation that can be underway is unaffected by the the mail-register access. After the mail-register access is complete, the previous FIFO access can resume in the next CLKB cycle. The logic diagram in Figure 2 shows that the previous bus-size selection is preserved when the mail registers are accessed from port B. A port-B bus size is implemented on each rising CLKB edge according to the states of SIZ0 Q , SIZ1 Q , and \overline{BE} Q .

Figure 2. Logic Diagram for SIZ0, SIZ1, and BE Register

byte swapping

The byte-order arrangement of data read from FIFO1 or data written to FIFO2 can be changed synchronous to the rising edge of CLKB. Byte-order swapping is not available for mail-register data. Four modes of byte-order swapping (including no swap) can be done with any data-port-size selection. The order of the bytes is rearranged within the long word, but the bit order within the bytes remains constant.

Byte arrangement is chosen by the port-B swap select (SW0, SW1) inputs on a CLKB rising edge that reads a new long word from FIFO1 or writes a new long word to FIFO2. The byte order chosen on the first byte or first word of a new long-word read from FIFO1 or written to FIFO2 is maintained until the entire long word is transferred, regardless of the SW0 and SW1 states during subsequent writes or reads. Figure 3 is an example of the byte-order swapping available for long words. Performing a byte swap and bus size simultaneously for a FIFO1 read rearranges the bytes as shown in Figure 3, then outputs the bytes as shown in Figure 1. Simultaneous bus-sizing and byte-swapping operations for FIFO2 writes load the data according to Figure 1, then swap the bytes as shown in Figure 3 when the long word is loaded to FIFO2 RAM.

SGBS308F – AUGUST 1995 – REVISED MAY 2000

Figure 3. Byte Swapping (Long-Word Size Example)

parity checking

The port-A data inputs (A0–A35) and port-B data inputs (B0–B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the port-A data bus is reported by a low level on the port-A parity-error flag (PEFA). A parity failure on one or more bytes of the port-B data inputs that are valid for the bus-size implementation is reported by a low level on the port-B parity-error flag (PEFB). Oddor even-parity checking can be selected, and the parity-error flags can be ignored if this feature is not desired.

Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more valid bytes of a port is reported by a low level on the corresponding port parity-error flag (PEFA, PEFB) output. Port-A bytes are arranged as A0–A8, A9–A17, A18–A26, and A27–A35. Port-B bytes are arranged as B0–B8, B9–B17, B18–B26, and B27–B35, and its valid bytes are those used in a port-B bus-size implementation. When odd/even parity is selected, a port parity-error flag (PEFA, PEFB) is low if any valid byte on the port has an odd/even number of low levels applied to the bits.

The four parity trees used to check the A0–A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = high). When a port-A read from the mail2 register with parity generation is selected with CSA low, ENA high, W/RA low, MBA high, and PGA high, the port-A parity-error flag (PEFA) is held high regardless of the levels applied to the A0–A35 inputs. Likewise, the parity trees used to check the B0–B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads (PGB = high). When a port-B read from the mail1 register with parity generation is selected with $\overline{\text{CSB}}$ low, ENB high, and W/RB low, both SIZ0 and SIZ1 high, and PGB high, the port-B parity-error flag (PEFB) is held high, regardless of the levels applied to the B0–B35 inputs.

parity generation

A high level on the port-A parity-generate select (PGA) or port-B parity-generate select (PGB) enables the SN54ABT3614 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0–A8, A9–A17, A18–A26, and A27–A35, with the most-significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0–B8, B9–B17, B18–B26, and B27–B35, with the most-significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all nine inputs of a byte, regardless of the state of the parity-generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most-significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register; therefore, the port-A parity-generate select (PGA) and odd/even parity select (ODD/EVEN) have setup- and hold-time constraints to the port-A clock (CLKA) and the port-B parity generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port-B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new long word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port-B bus (B0–B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (A0–A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port chip select (CSA, CSB) is low, enable (ENA, ENB) is high, write/read select (W/RA, W/RB) input is low, the mail register is selected (MBA is high for port A; both SIZ0 and SIZ1 are high for port B), and port parity-generate select (PGA, PGB) is high. Generating parity for mail-register data does not change the contents of the register.

SGBS308F – AUGUST 1995 – REVISED MAY 2000

Figure 4. Device Reset Loading the X Register With the Value of Eight

SGBS308F – AUGUST 1995 – REVISED MAY 2000

SGBS308F – AUGUST 1995 – REVISED MAY 2000

† SIZ0 = H and SIZ1 = H writes data to the mail2 register.

Figure 6. Port-B Long-Word Write Cycle for FIFO2

SN54ABT3614

64 × **36** × **2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING**

SGBS308F – AUGUST 1995 – REVISED MAY 2000

† SIZ0 = H and SIZ1 = H writes data to the mail2 register.

NOTE A: PEFB indicates parity error for the following bytes: B35–B27 and B26–B18 for big-endian bus, and B17–B9 and B8–B0 for little-endian bus.

DATA SWAP TABLE FOR WORD WRITES TO FIFO2

Figure 7. Port-B Word Write Cycle for FIFO2

SGBS308F – AUGUST 1995 – REVISED MAY 2000

 \dagger SIZ0 = H and SIZ1 = H writes data to the mail2 register.

NOTE A: PEFB indicates parity error for the following bytes: B35–B27 for big-endian bus and B17–B9 for little-endian bus.

Figure 8. Port-B Byte Write Cycle for FIFO2

DATA SWAP TABLE FOR BYTE WRITES TO FIFO2

Figure 8. Port-B Byte Write Cycle for FIFO2 (Continued)

SGBS308F – AUGUST 1995 – REVISED MAY 2000

 \dagger SIZ0 = H and SIZ1 = H selects the mail1 register for output on B0-B35. ‡ Data read from FIFO1

Figure 9. Port-B Long-Word Read Cycle for FIFO1

SN54ABT3614

64 × **36** × **2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING**

SGBS308F – AUGUST 1995 – REVISED MAY 2000

 \dagger SIZ0 = H and SIZ1 = H selects the mail1 register for output on B0-B35.

‡ Unused word B0–B17 or B18–B35 holds last FIFO1 output register data for word-size reads.

DATA WRITTEN TO FIFO1					SWAP MODE		DATA READ FROM FIFO1			
							BIG ENDIAN		LITTLE ENDIAN	
A35-A27	A26-A18	$A17 - A9$	$A8 - A0$	SW ₁	SWO	NO.	B35-B27	B26-B18	B17-B9	B8-B0
A	B	C	D				A	B	C	D
						$\overline{2}$	C	D	A	B
A	B	C	D		Н		D	C	B	A
						2	B	A	D	C
A	B	C	D	Н			C	D	A	B
						2	A	B	C	D
A	B	C	D	Н	H	1	B	A	D	C
						$\overline{2}$	D	C	B	A

DATA SWAP TABLE FOR WORD READS FROM FIFO1

Figure 10. Port-B Word Read Cycle for FIFO1

SGBS308F – AUGUST 1995 – REVISED MAY 2000

 \dagger SIZ0 = H and SIZ1 = H selects the mail1 register for output on B0–B35. NOTE A: Unused bytes hold last FIFO1 output register data for byte-size reads.

Figure 11. Port-B Byte Read Cycle for FIFO1

DATA SWAP TABLE FOR BYTE READS FROM FIFO1

Figure 11. Port-B Byte Read Cycle for FIFO1 (Continued)

SGBS308F – AUGUST 1995 – REVISED MAY 2000

† Read from FIFO2

Figure 12. Port-A Read Cycle for FIFO2

SN54ABT3614

64 × **36** × **2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING**

SGBS308F – AUGUST 1995 – REVISED MAY 2000

 $t_{\rm sk1}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\rm EPB}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t_{sk1}, the transition of EFB high may occur one CLKB cycle later than shown. NOTE A: Port-B size of long word is selected for FIFO1 read by SIZ1 = L, SIZ0 = L. If port-B size is word or byte, \overline{EFB} is set low by the last word or byte read from FIFO1, respectively.

Figure 13. EFB-Flag Timing and First Data Read When FIFO1 Is Empty

SGBS308F – AUGUST 1995 – REVISED MAY 2000

 $\dagger_{\sf sk1}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\sf EFA}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t_{sk1}, the transition of EFA high may occur one CLKA cycle later than shown. NOTE A: Port-B size of long word is selected for FIFO2 write by SIZ1 = L, SIZ0 = L. If port-B size is word or byte, t_{sk1} is referenced to the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 14. EFA-Flag Timing and First Data Read When FIFO2 Is Empty

SN54ABT3614 64 × **36** × **2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY**

> **WITH BUS MATCHING AND BYTE SWAPPING** SGBS308F – AUGUST 1995 – REVISED MAY 2000

 \dagger _{tsk1} is the minimum time between a rising CLKB edge and a rising CLKA edge for \overline{FFA} to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t_{s+1} , FFA may transition high one CLKA cycle later than shown. NOTE A: Port-B size of long word is selected for the FIFO1 read by SIZ1 = L, SIZ0 = L. If port-B size is word or byte, t_{sk1} is referenced from the rising CLKB edge that reads the first word or byte of the long word, respectively.

Figure 15. FFA-Flag Timing and First Available Write When FIFO1 Is Full

SGBS308F – AUGUST 1995 – REVISED MAY 2000

 t_{sk1} is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\text{FFB}}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t_{Sk1} , FFB may transition high one CLKB cycle later than shown. NOTE A: Port-B size of long word is selected for FIFO2 write by SIZ1 = L, SIZ0 = L. If port-B size is word or byte, FFB is set low by the last word or byte write of the long word, respectively.

SN54ABT3614 64 × **36** × **2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY**

WITH BUS MATCHING AND BYTE SWAPPING SGBS308F – AUGUST 1995 – REVISED MAY 2000

 \uparrow t_{sk2} is the minimum time between a rising CLKA edge and a rising CLKB edge for \overline{AEB} to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t_{sk2}, <u>AEB</u> may transition high one CLKB cycle later than shown.
NOTES: A. FIFO1 write (CSA = L, W/RA = H, MBA = L), FIFO1 read (CSB = L, W/RB = L, MBB = L)

-
- B. Port-B size of long word is selected for FIFO1 read by SIZ1 = L, SIZ0 = L. If port-B size is word or byte, AEB is set low by the first word or byte read of the long word, respectively.

Figure 17. AEB When FIFO1 Is Almost Empty

 \ddagger t_{Sk2} is the minimum time between a rising CLKB edge and a rising CLK<u>A edg</u>e for AEA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t_{S1} , \overline{AEA} may transition high one CLKA cycle later than shown.

NOTES: A. FIFO2 write $(\overline{CSB} = L, W/\overline{RB} = H, MBB = L)$, FIFO2 read $(\overline{CSA} = L, W/\overline{RA} = L, MBA = L)$

B. Port-B size of long word is selected for FIFO2 write by SIZ1 = L, SIZ0 = L. If port-B size is word or byte, t_{Sk2} is referenced from the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 18. AEA When FIFO2 Is Almost Empty

SGBS308F – AUGUST 1995 – REVISED MAY 2000

 \dagger t_{SK2} is the minimum time between a rising CLKA edge and a rising CLKB edge for \overline{AFA} to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t_{Sk2}, <u>AFA</u> may transition high one CLKB cycle later than shown.
NOTES: A. FIFO1 write (CSA = L, W/RA = H, MBA = L), FIFO1 read (CSB = L, W/RB = L, MBB = L)

B. Port-B size of long word is selected for FIFO1 read by SIZ1 = L, SIZ0 = L. If port-B size is word or byte, t_{sk} is referenced from the first word or byte read of the long word, respectively.

Figure 19. AFA When FIFO1 Is Almost Full

 \ddagger t_{Sk2} is the minimum time between a rising CLKB edge and a rising CLK<u>A edg</u>e for AFB to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t_{sk2} , \overline{AFB} may transition high one CLKA cycle later than shown. NOTES: A. FIFO2 write $(\overline{CSB} = L, W/\overline{R}B = H, MBB = L)$, FIFO2 read $(\overline{CSA} = L, W/\overline{R}A = L, MBA = L)$

B. Port-B size of long word is selected for FIFO2 write by SIZ1 = L, SIZ0 = L. If port-B size is word or byte, AFB is set low by the last word or byte write of the long word, respectively.

Figure 20. AFB When FIFO2 Is Almost Full

SN54ABT3614

64 × **36** × **2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY**

WITH BUS MATCHING AND BYTE SWAPPING SGBS308F – AUGUST 1995 – REVISED MAY 2000

SGBS308F – AUGUST 1995 – REVISED MAY 2000

Figure 22. Mail2 Register and MBF2 Flag

SGBS308F – AUGUST 1995 – REVISED MAY 2000

NOTE A: ENA is high and CSA is low.

NOTE A: ENB is high and CSB is low.

SGBS308F – AUGUST 1995 – REVISED MAY 2000

Figure 25. Parity-Generation Timing When Reading From the Mail2 Register

Figure 26. Parity-Generation Timing When Reading From the Mail1 Register

SGBS308F – AUGUST 1995 – REVISED MAY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

 $\frac{1}{2}$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ I_{CC} is measured in the A-to-B direction.

SGBS308F – AUGUST 1995 – REVISED MAY 2000

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 4 through 27)

† Applies only for a clock edge that does a FIFO read

‡ Requirement to count the clock edge as one of at least four needed to reset a FIFO

§ Skew time is not a timing constraint for proper device operation and is included only to illustrate the timing relationship between CLKA cycle and CLKB cycle.

switching characteristics over recommended ranges of supply voltage and operating free-air $temperature, C_L = 30$ pF (see Figures 4 through 27)

† Writing data to the mail1 register when the B0–B35 outputs are active and SIZ1, SIZ0 are high

‡ Writing data to the mail2 register when the A0–A35 outputs are active and MBA is high

§ Applies only when a new port-B bus size is implemented by the rising CLKB edge

¶ Applies only when reading data from a mail register

SGBS308F – AUGUST 1995 – REVISED MAY 2000

B. tp_{ZL} and tp_{ZH} are the same as t_{en} C. tp_{LZ} and tp_{HZ} are the same as t_{dis}

Figure 28

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT3614 :

●Catalog: <mark>[SN74ABT3614](http://focus.ti.com/docs/prod/folders/print/sn74abt3614.html)</mark>

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

MECHANICAL DATA

MHTQ004A – JANUARY 1995 – REVISED JANUARY 1998

PCB (S-PQFP-G120) PLASTIC QUAD FLATPACK (DIE DOWN)

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Thermally enhanced molded plastic package with a heat slug (HSL)

D. Falls within JEDEC MS-026

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute ^a license from TI to use such products or services or ^a warranty or endorsement thereof. Use of such information may require ^a license from ^a third party under the patents or other intellectual property of the third party, or ^a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where ^a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS ¹⁶⁹⁴⁹ requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas ⁷⁵²⁶⁵ Copyright © 2008, Texas Instruments Incorporated

www.BDTIC.com/TI