

## 9 通道 RS-422/RS-485 收发器


 查询样品: [SN65HVD09-EP](#)

### 特性


- 每个 **RS-422/RS-485** 通道上的设计每秒数据传输速率高达 **2 千万**
- **SN65HVD09** 封装在引脚间距为 **0.5mm** 的薄型小外形尺寸封装内
- 超过 **12KV** 的总线引脚上的静电放电 (**ESD**) 保护
- 低失效电源电流 **8mA** (典型值)
- 具有热关断保护功能
- 正负电流限制
- 上电/断电毛刺脉冲保护

### 支持国防, 航空航天, 和医疗应用

- 可控基线
- 一个组装/测试场所
- 一个制造场所
- 延长的产品生命周期
- 延长产品的变更通知周期
- 产品可追溯性



Terminals 13 through 17, and 40 through 44 are connected together to the package lead frame and signal ground.



### 说明

SN65HVD09 是一款 9 通道适合于工业应用的 RS-422/RS-485 收发器。它提供改进的开关性能, 小型封装, 和高静电放电 (ESD) 保护。精确的压摆范围限制确保了传播延迟时间, 不仅仅是通道到通道也包括器件到器件,

薄型小外形尺寸封装 (TSSOP) 使用了获得专利权的耐热增强技术, 此技术可使器件工作在工业用温度范围内。TSSOP 封装对主板面积要求很小, 同时将封装高度减少到 1mm。这样将提供更多的主板面积, 对于小尺寸硬盘驱动等薄型并对空间要求严格的应用, 允许将组件贴在印刷电路板的两面。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## SN65HVD09-EP

ZHCS682 – DECEMBER 2011

[www.ti.com.cn](http://www.ti.com.cn)

使用人体模式，HVD09 能够承受超过 12kV 的静电放电，而使用 RS-485/I/O 终端上的机器模式，HVD09 能够承受 600V 的静电放电。这提供可耦合在外部线路内的噪音的保护。此器件的另外终端可分别承受超过 4kV 和 400V 的放电。

HVD09 的 9 个半双工通道中每一个都设计运行在 RS-422 或者 RS-485 通信网络中。

SN65HVD09 额定工作温度  $-40^{\circ}\text{C}$  至  $85^{\circ}\text{C}$ 。



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	PACKAGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
–40°C to 85°C	TSSOP-DGG	SN65HVD09IDGGREP	SN65HVD09EP	V62/12607-01XE

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

### PIN FUNCTIONS

NAME	PIN NO.	LOGIC LEVEL	I/O	TERMINATION	DESCRIPTION
1A to 9A	4,6,8,10,19,21,23,25,27	TTL	I/O	Pullup	1A to 9A carry data to and from the communication controller.
1B– to 9B–	29,31,33,35,37,46,48,50,52	RS-485	I/O	Pulldown	1B– to 9B– are the inverted data signals of the balanced pair to/from the bus.
1B+ to 9B+	30,32,34,36,38,47,49,51,53	RS-485	I/O	Pullup	1B+ to 9B+ are the noninverted data signals of the balanced pair to/from the bus.
BSR	2	TTL	Input	Pullup	BSR is the bit significant response. BSR disables receivers 1 through 8 and enables wired-OR drivers when BSR and DE/RE and CDE1 or CDE2 are high. Channel 9 is placed in a high-impedance state with BSR high.
CDE0	54	TTL	Input	Pulldown	CDE0 is the common driver enable 0. Its input signal enables all drivers when CDE0 and 1DE/RE – 9DE/RE are high.
CDE1	55	TTL	Input	Pulldown	CDE1 is the common driver enable 1. Its input signal enables drivers 1 to 4 when CDE1 is high and BSR is low.
CDE2	56	TTL	Input	Pulldown	CDE2 is the common driver enable 2. When CDE2 is high and BSR is low, drivers 5 to 8 are enabled.
$\overline{\text{CRE}}$	3	TTL	Input	Pullup	$\overline{\text{CRE}}$ is the common receiver enable. When high, CRE disables receiver channels 5 to 9.
1DE/RE to 9DE/RE	5,7,9,11,20,22,24,26,28	TTL	Input	Pullup	1DE/RE–9DE/RE are direction controls that transmit data to the bus when it and CDE0 are high. Data is received from the bus when 1DE/RE–9DE/RE and CRE and BSR are low and CDE1 and CDE2 are low.
GND	1,13,14,15,16,17,40,41,42,43,44	NA	Power	NA	GND is the circuit ground. All GND terminals except terminal 1 are physically tied to the die pad for improved thermal conductivity. <sup>(1)</sup>
V <sub>CC</sub>	12,18,39,45	NA	Power	NA	Supply voltage


- (1) Terminal 1 must be connected to signal ground for proper operation.

SN65HVD09-EP

ZHCS682 – DECEMBER 2011

www.ti.com.cn

LOGIC DIAGRAM (POSITIVE LOGIC)



**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

		VALUE	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>	–0.3 to 6	V
	Bus voltage range	–10 to 15	V
	Data I/O and control (A side) voltage range	–0.3 to V <sub>CC</sub> +0.5	V
I <sub>O</sub>	Receiver output current	±40	mA
Electrostatic discharge	B side and GND, ESD HBM	12	kV
	B side and GND, ESD MM	400	V
	All terminals, ESD HBM	4	kV
	All terminals, ESD MM	400	V
Continuous total power dissipation <sup>(3)</sup>		Internally Limited	

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the GND terminals.
- (3) The maximum operating junction temperature is internally limited. Use the Dissipation Rating Table to operate below this temperature.

**DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ 25°C	OPERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DGG	2500 mW	20 mW/°C	1600 mW	1300 mW

- (1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

**PACKAGE THERMAL CHARACTERISTICS**

		MIN	NOM	MAX	UNIT	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance	DGG, board-mounted, no air flow			50	°C/W
θ <sub>JC</sub>	Junction-to-case thermal resistance	DGG			27	°C/W
T <sub>SD</sub>	Thermal shutdown temperature				165	°C

**RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V	
V <sub>IH</sub>	High-level input voltage	2		0.8	V	
V <sub>IL</sub>	Low-level input voltage					
V <sub>O</sub> , V <sub>I</sub> , or V <sub>IC</sub>	Voltage at any bus terminal (separately or common-mode)	nB+ or nB–		–7	12	V
I <sub>O</sub>	Output current	Driver		–60	60	mA
		Receiver		–8	8	mA
T <sub>A</sub>	Operating free-air temperature	–40		85	°C	

- (1) n = 1 - 9

**ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN65HVD09			UNIT
			MIN	TYP <sup>(1)</sup>	MAX	
V <sub>OD</sub>   Driver differential output voltage magnitude	RS-422 load, R <sub>L</sub> = 100 Ω	See Figure 1	0.56	1.6	V	
	RS-485 load, R <sub>L</sub> = 54 Ω		1.4			
	Pull-Up Pull-Down Load	See Figure 2	1	1.5		
V <sub>OH</sub> High-level output voltage	A side, I <sub>OH</sub> = -8 mA, V <sub>ID</sub> = 200 mV,	See Figure 4	4	4.5	V	
	B side,	See Figure 2	3		V	
V <sub>OL</sub> Low-level output voltage	A side, I <sub>OH</sub> = 8 mA, V <sub>ID</sub> = -200 mV,	See Figure 4	0.6	0.8	V	
	B side,	See Figure 2	1		V	
V <sub>IT+</sub> Receiver positive-going differential input threshold voltages	I <sub>OH</sub> = -8 mA,	See Figure 4	0.2		V	
V <sub>IT-</sub> Receiver negativegoing differential input threshold voltage	I <sub>OL</sub> = 8 mA,	See Figure 4	-0.2		V	
V <sub>hys</sub> Receiver input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		24	45	mV	
I <sub>I</sub> Bus input current	V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 5 V,	Other input at 0 V			1	mA
	V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 0,				1	mA
	V <sub>IH</sub> = -7 V, V <sub>CC</sub> = 5 V,		-0.8	-0.4	mA	
	V <sub>IH</sub> = -7 V, V <sub>CC</sub> = 0,		-0.8	-0.3	mA	
I <sub>IH</sub> High-level input current	nA, BSR, DE/ $\overline{RE}$ , and $\overline{CRE}$ ,	V <sub>IH</sub> = 2 V	-100		μA	
	CDE0, CDE1, and CDE2,	V <sub>IH</sub> = 2V	100		μA	
I <sub>IL</sub> Low-level input current	nA, BSR, DE/ $\overline{RE}$ , and $\overline{CRE}$ ,	V <sub>IL</sub> = 0.8 V	-100		μA	
	CDE1, CDE1, and CDE2,	V <sub>IL</sub> = 0.8 V	100		μA	
I <sub>OS</sub> Short circuit output current	nB+ or nB-		±260		mA	
I <sub>OZ</sub> High-impedance-state output current	nA		See I <sub>IH</sub> and I <sub>IL</sub>			
	nB+ or nB-		See I <sub>II</sub>			
I <sub>CC</sub> Supply current	Disabled		10		mA	
	All drivers enabled, no load		60			
	All receivers enabled, no load		45			
C <sub>O</sub> Output capacitance	nB+ or nB- to GND		18		pF	
C <sub>pd</sub> Power dissipation capacitance <sup>(2)</sup>	Receiver		40		pF	
	Driver		100			

 (1) All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

 (2) C<sub>pd</sub> determines the no-load dynamic supply current consumption, I<sub>S</sub> = C<sub>PD</sub> × V<sub>CC</sub> × f + I<sub>CC</sub>

## DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN65HVD09			UNIT
		MIN	TYP <sup>(1)</sup>	MAX	
$t_{pd}$ Propagation delay time, $t_{PHL}$ or $t_{PLH}$ (see <a href="#">Figure 2</a> and <a href="#">Figure 3</a> )		2.5		13.5	ns
$t_{sk(p)}$ Pulse skew, $ t_{PHL} - t_{PLH} $				5	ns
$t_f$ Fall time	S1 to B, See <a href="#">Figure 3</a>		4		ns
$t_r$ Rise time	See <a href="#">Figure 3</a>		8		ns
$t_{en}$ Enable time, control inputs to active output				50	ns
$t_{dis}$ Disable time, control inputs to high-impedance output				225	ns
$t_{PHZ}$ Propagation delay time, high-level to high-impedance output	See <a href="#">Figure 6</a> and <a href="#">Figure 7</a>		17	225	ns
$t_{PLZ}$ Propagation delay time, low-level to high-impedance output			25	225	ns
$t_{PZH}$ Propagation delay time, high-impedance to high-level output			17	50	ns
$t_{PZL}$ Propagation delay time, high-impedance to low-level output			17	50	ns

(1) All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

## RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN65HVD09			UNIT
		MIN	TYP <sup>(1)</sup>	MAX	
$t_{pd}$ Propagation delay time, $t_{PHL}$ or $t_{PLH}$ (see <a href="#">Figure 2</a> and <a href="#">Figure 3</a> )		8		14.5	ns
$t_{sk(lim)}$ Skew limit, maximum $t_{pd}$ – minimum $t_{pd}$ <sup>(2)</sup>				5	ns
$t_{sk(p)}$ Pulse skew, $ t_{PHL} - t_{PLH} $			0.6	5	ns
$t_t$ Transition time ( $t_r$ or $t_f$ )	See <a href="#">Figure 5</a>		2		ns
$t_{en}$ Enable time, control inputs to active output			31		ns
$t_{dis}$ Disable time, control inputs to high-impedance output			41		ns
$t_{PHZ}$ Propagation delay time, high-level to high-impedance output	See <a href="#">Figure 8</a> and <a href="#">Figure 9</a>		34		ns
$t_{PLZ}$ Propagation delay time, low-level to high-impedance output			14		ns
$t_{PZH}$ Propagation delay time, high-impedance to high-level output			30		ns
$t_{PZL}$ Propagation delay time, high-impedance to low-level output			30		ns

(1) All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

(2) This parameter is applicable at one  $V_{CC}$  and operating temperature within the recommended operating conditions and to any two devices.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Driver Test Circuit, RS-422 and RS-485 Loading



† CDEO and DE/RE are at 2 V, BSR is at 0.8V, and all others are open.  
‡ All nine drivers are enabled, similarly loaded, and switching.

Figure 2. Driver Test Circuit, Pull-Up and Pull-Down Loading<sup>†</sup>





Figure 3. Driver Delay and Transition Time Test Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)



† CDE0, CDE1, CDE2, BSR, CRE, and DE/RE at 0.8 V

‡ All nine receivers are enabled and switching.

Figure 4. Receiver Propagation Delay and Transition Time Test Circuit

- A. All input pulses are supplied by a generator having the following characteristics:  $t_r \leq 6$  ns,  $t_f \leq 6$  ns, PRR  $\leq 1$  MHz, duty cycle = 50%,  $Z_O = 50 \Omega$ .
- B. All resistances are in  $\Omega$  and  $\pm 5\%$ , unless otherwise indicated.
- C. All capacitances are in pF and  $\pm 10\%$ , unless otherwise indicated.
- D. All indicated voltages are  $\pm 10$  mV.





Figure 5. Receiver Delay and Transition Time Waveforms



† Includes probe and jig capacitance in two places.

Figure 6. Driver Enable and Disable Time Test Circuit

Table 1. Enabling for Driver Enable and Disable Time

DRIVER	BSR	CDE0	CDE1	CDE2	$\overline{\text{CRE}}$
1–8	H	H	L	L	X
9	L	H	H	H	H





Figure 7. Driver Enable Time Waveforms

- NOTES:
- A. All input pulses are supplied by a generator having the following characteristics:  $t_r \leq 6 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ ,  $\text{PRR} \leq 1 \text{ MHz}$ , duty cycle = 50%,  $Z_O = 50 \Omega$ .
  - B. All resistances are in  $\Omega$  and  $\pm 5\%$ , unless otherwise indicated.
  - C. All capacitances are in pF and  $\pm 10\%$ , unless otherwise indicated.
  - D. All indicated voltages are  $\pm 10 \text{ mV}$ .



† CDE0 is high, CDE1, CDE2, BSR, and  $\overline{\text{CRE}}$  are low, all others are open.

‡ Includes probe and jig capacitance.

Figure 8. Receiver Enable and Disable Time Test Circuit




Figure 9. Receiver Enable and Disable Time Waveforms

- NOTES:
- A. All input pulses are supplied by a generator having the following characteristics:  $t_r \leq 6$  ns,  $t_f \leq 6$  ns, PRR  $\leq 1$  MHz, duty cycle = 50%,  $Z_O = 50 \Omega$ .
  - B. All resistances are in  $\Omega$  and  $\pm 5\%$ , unless otherwise indicated.
  - C. All capacitances are in pF and  $\pm 10\%$ , unless otherwise indicated.
  - D. All indicated voltages are  $\pm 10$  mV.

**TYPICAL CHARACTERISTICS**

**AVERAGE SUPPLY CURRENT  
vs  
FREQUENCY**




Figure 10.

**LOGIC INPUT CURRENT  
vs  
INPUT VOLTAGE**




Figure 11.

**BUS  
INPUT CURRENT  
vs  
INPUT VOLTAGE**




Figure 12.

**DRIVER  
LOW-LEVEL OUTPUT VOLTAGE  
vs  
LOW-LEVEL OUTPUT CURRENT**




Figure 13.

TYPICAL CHARACTERISTICS (continued)




Figure 14.




Figure 15.




Figure 16.




Figure 17.

TYPICAL CHARACTERISTICS (continued)

DRIVER  
OUTPUT CURRENT  
vs  
SUPPLY VOLTAGE






Figure 18.

TYPICAL CHARACTERISTICS (continued)  
SCHEMATICS OF INPUTS AND OUTPUTS




**APPLICATION INFORMATION**
**FUNCTION TABLES**
**RECEIVER**



INPUTS		OUTPUT A
B+ <sup>1</sup>	B- <sup>1</sup>	
L	H	L
H	L	H

**DRIVER**



INPUT A	OUTPUTS	
	B+	B-
L	L	H
H	H	L

**TRANSCEIVER**



DE/RE	INPUTS			OUTPUTS		
	A	B+ <sup>1</sup>	B- <sup>1</sup>	A	B+	B-
L	-	L	H	L	-	-
L	-	H	L	H	-	-
H	L	-	-	-	L	H
H	H	-	-	-	H	L

**DRIVER WITH ENABLE**


DE/RE	INPUTS		OUTPUTS	
	A		B+	B-
L	L		Z	Z
L	H		Z	Z
H	L		L	H
H	H		H	L

**WIRED-OR DRIVER**


INPUT A	OUTPUTS	
	B+	B-
L	Z	Z
H	H	L


**TWO-ENABLE INPUT DRIVER**


DE/RE	INPUTS		OUTPUTS	
	A		B+	B-
L	L		Z	Z
L	H		H	L
H	L		L	H
H	H		H	L


NOTE: H = high level, L = low level, X = irrelevant, Z = high impedance (off)

- (1) An H in this column represents a voltage of 200 mV or higher than the other bus input. An L represents a voltage of 200 mV or lower than the other bus input. Any voltage less than 200 mV results in an indeterminate receiver output.







(a) ACTIVE-HIGH BIDIRECTIONAL I/O WITH SEPARATE ENABLE




(b) ACTIVE-LOW BIDIRECTIONAL I/O WITH SEPARATE ENABLE




(c) WIRED-OR DRIVER AND ACTIVE-HIGH INPUT



(d) SEPARATE ACTIVE-HIGH INPUT, OUTPUT, AND ENABLE



(e) SEPARATE ACTIVE-LOW INPUT AND OUTPUT AND ACTIVE-HIGH ENABLE



(f) WIRED-OR DRIVER AND ACTIVE-LOW INPUT

1: When 0 is open drain  
2: Must be open-drain or 3-state output






- (1) When 0 is open drain
- (2) Must be open-drain or 3-state output


NOTE: The BSR,  $\overline{\text{CRE}}$ , A, and  $\text{DE}/\overline{\text{RE}}$  inputs have internal pullup resistors. CDE0, CDE1, and CDE2 have internal pulldown resistors.

Figure 19. Typical Transceiver Connections


**CHANNEL LOGIC CONFIGURATIONS WITH CONTROL INPUT LOGIC**

The following logic diagrams show the positive-logic representation for all combinations of control inputs. The control inputs are from MSB to LSB; the BSR, CDE0, CDE1, CDE2, and CRE bit values are shown below the diagrams. Channel 1 is at the top of the logic diagrams; channel 9 is at the bottom of the logic diagrams.



**Figure 19. 00000**

**Figure 20. 00001**

**Figure 21. 00010**

**Figure 22. 00011**

**Figure 23. 00100**




**Figure 24. 00101**




**Figure 25. 00110**




**Figure 26. 00111**




**Figure 27. 01000**




**Figure 28. 01001**




**Figure 29. 01010**




**Figure 30. 01011**



**Figure 31. 01100**



**Figure 32. 01101**



**Figure 33. 01110**




Figure 34. 01111




Figure 35. 10000 and 10001




Figure 36. 10010 and 10011




Figure 37. 10100 and 10101




Figure 38. 10110 and 10111




Figure 39. 11000 and 11001




Figure 40. 11010 and 11011




Figure 41. 11100 and 11101




Figure 42. 11110 and 11111

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
SN65HVD09IDGGREP	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN65HVD09-EP :**

- Catalog: [SN65HVD09](#)


NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

DGG (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153



## 重要声明

德州仪器(TI) 及其下属子公司有权在不事先通知的情况下, 随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合TI 标准保修的适用规范。仅在TI 保证的范围内, 且TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定, 否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何TI 专利权、版权、屏蔽作品权或其它与使用了TI 产品或服务的组合设备、机器、流程相关的TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是TI 的专利权或其它知识产权方面的许可。

对于TI 的产品手册或数据表, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售TI 产品或服务时, 如果存在对产品或服务参数的虚假陈述, 则会失去相关TI 产品或服务的明示或暗示授权, 且这是非法的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

TI 产品未获得用于关键的安全应用中的授权, 例如生命支持应用(在该类应用中一旦TI 产品故障将预计造成重大的人员伤亡), 除非各方官员已经达成了专门管控此类使用的协议。购买者的购买行为即表示, 他们具备有关其应用安全以及规章衍生所需的所有专业技术和知识, 并且认可和同意, 尽管任何应用相关信息或支持仍可能由TI 提供, 但他们将独力负责满足在关键安全应用中使用其产品及TI 产品所需的所有法律、法规和安全相关要求。此外, 购买者必须全额赔偿因在此类关键安全应用中使用TI 产品而对TI 及其代表造成的损失。

TI 产品并非设计或专门用于军事/航空应用, 以及环境方面的产品, 除非TI 特别注明该产品属于“军用”或“增强型塑料”产品。只有TI 指定的军用产品才满足军用规格。购买者认可并同意, 对TI 未指定军用的产品进行军事方面的应用, 风险由购买者单独承担, 并且独力负责在此类相关使用中满足所有法律和法规要求。

TI 产品并非设计或专门用于汽车应用以及环境方面的产品, 除非TI 特别注明该产品符合ISO/TS 16949 要求。购买者认可并同意, 如果他们在汽车应用中使用任何未被指定的产品, TI 对未能满足应用所需要求不承担任何责任。

可访问以下URL 地址以获取有关其它TI 产品和应用解决方案的信息:

	产品		应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>	通信与电信	<a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>	计算机及周边	<a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>	消费电子	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>	能源	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>	工业应用	<a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>	医疗电子	<a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>
接口	<a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>	安防应用	<a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>
逻辑	<a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>	汽车电子	<a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>
电源管理	<a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>	视频和影像	<a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>		
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>		
OMAP 机动性处理器	<a href="http://www.ti.com/omap">www.ti.com/omap</a>		
无线连通性	<a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>		
	德州仪器在线技术支持社区		<a href="http://www.deyisupport.com">www.deyisupport.com</a>

邮寄地址: 上海市浦东新区世纪大道 1568 号, 中建大厦 32 楼 邮政编码: 200122  
Copyright © 2012 德州仪器 半导体技术 (上海) 有限公司

# www.BDTIC.com/TI