

### PC POWER SUPPLY SUPERVISOR

#### **FEATURES**

- Overvoltage Protection and Lockout for 12 V, 5 V, and 3.3 V
- Overcurrent Protection and Lockout for 12 V, 5 V, and 3.3 V
- Undervoltage Protection and Lockout for 12 V, and Undervoltage Detect for 5 V and 3.3 V
- Fault-Protection Output With Open Drain Output Stage
- Open-Drain, Power Good Output Signal for Power-Good Input, 3.3 V and 5 V
- 300-ms Power-Good Delay
- 75-ms Delay for 5-V and 3.3-V Power Supply Short-Circuit Turnon Protection
- 2.3 ms PSON Control to FPO Turnoff Delay
- 38 ms PSON Control Debounce
- Wide Supply Voltage Range From 4.5 V to 15 V

#### **TYPICAL APPLICATION**

Max

Output Current

6 A

16 A


9 A

PGI 1 14 PGC	D OR N PACKAGE (TOP VIEW)										
GND 2 13 V <sub>DD</sub> FPO 3 12 VS5 PSON 4 11 VS3 IS12 5 10 VS12 RI 6 9 IS33 NC 7 8 IS5	3 2										

NC - No internal connection

#### DESCRIPTION

The TPS3513 is designed to optimize PC switching power supply system with minimum external components. It provides undervoltage lockout (UVLO), protection circuits, power good indicator, and on/off control.



<sup>†</sup> Over current protection trip point can be programmable.

13.5 A



12 V

5 V

3.3 v

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **DESCRIPTION (CONTINUED)**

UVLO thresholds are 4.45 V (on) and 3.65 V (off). Overcurrent protection (OCP) and overvoltage protection (OVP) monitor 3.3 V, 5 V, and 12 V. When an OC or OV condition is detected, the power-good output (PGO) is asserted low and the fault protection output (FPO) is latched high. PSON from low-to-high resets the latch. The OCP function will be enabled 75 ms after PSON goes low, and a debounce of typically 38 ms. A built-in 2.3-ms delay with 38-ms debounce from PSON to FPO output is enabled at turnoff.

An external resistor is connected between the RI pin and the GND pin. This will introduce an accurate  $I_{(ref)}$  for OCP function. The  $I_{(ref)}$  range is from 12.5  $\mu$ A to 62.5  $\mu$ A. The formula for choosing RI resistor is  $V_{(RI)}/I_{(ref)}$ . Three OCP comparators and the  $I_{(ref)}$  section are supplied by VS12. The current draw from the VS12 pin is less than 1 mA.


The power good feature monitors PGI, 3.3 V and 5 V, and issues a power good signal when the output is ready.

The TPS3513 is characterized for operation from -40°C to 85°C.


PGI	PSON	UV CONDITION 3.3 V / 5 V	O V CONDITIONS	UV CONDITION 12 V OC Conditions	FPO	PGO
< 0.9 V	L	No	No	No	L	L
< 0.9 V	L	No	No	Yes	L	L
< 0.9 V	L	No	Yes	No	Н	L
< 0.9 V	L	No	Yes	Yes	Н	L
< 0.9 V	L	Yes	No	No	L	L
< 0.9 V	L	Yes	No	Yes	L	L
< 0.9 V	L	Yes	Yes	No	Н	L
< 0.9 V	L	Yes	Yes	Yes	Н	L
1.0 V < PGI < 1.1 V	L	No	No	No	L	L
1.0 V < PGI < 1.1 V	L	No	No	Yes	Н	L
1.0 V < PGI < 1.1 V	L	No	Yes	No	Н	L
1.0 V < PGI < 1.1 V	L	No	Yes	Yes	Н	L
1.0 V < PGI < 1.1 V	L	Yes	No	No	Н	L
1.0 V < PGI < 1.1 V	L	Yes	No	Yes	Н	L
1.0 V < PGI < 1.1 V	L	Yes	Yes	No	Н	L
1.0 V < PGI < 1.1 V	L	Yes	Yes	Yes	Н	L
>1.2 V	L	No	No	No	L	Н
>1.2 V	L	No	No	Yes	Н	L
>1.2 V	L	No	Yes	No	Н	L
>1.2 V	L	No	Yes	Yes	Н	L
>1.2 V	L	Yes	No	No	Н	L
>1.2 V	L	Yes	No	Yes	Н	L
>1.2 V	L	Yes	Yes	No	Н	L
>1.2 V	L	Yes	Yes	Yes	Н	L
х	Н	х	x	х	Н	L

#### FUNCTION TABLE<sup>(1)</sup>

(1) x = don't care, FPO = L means: fault is not latched, FPO = H means: fault is latched, PGO = L means: fault, PGO = H means: No fault



#### TIMING REQUIREMENTS








Figure 2. Overcurrent and Undervoltage Detect/Protect

#### **Terminal Functions**

TERMIN	IAL	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
FPO	3	0	Inverted fault protection output, open-drain, output stage
GND	2		Ground
IS12	5	I	12-V overcurrent protection
IS5	8	I	5-V overcurrent protection
IS33	9	I	3.3-V overcurrent protection
NC	7		No internal connection
PGI	1	I	Power-good input
PGO	14	0	Power-good output, open drain output stage
PSON	4	I	On/off control
RI	6	I	Current sense setting
V <sub>DD</sub>	13	I	Supply voltage
VS12	10	Ι	12-V overvoltage/undervoltage protection
VS33	11	Ι	3.3-V overvoltage protect/undervoltage detect
VS5	12	I	5-V overvoltage protect/undervoltage detect

#### DETAILED DESCRIPTION

#### **Power-Good and Power-Good Delay**

A PC power supply is commonly designed to provide a power-good signal, which is defined by the computer manufacturers. PGO is a power-good signal and should be asserted high by the PC power supply to indicate that the 5-VDC and 3.3-VDC outputs are above the undervoltage threshold limit. At this time the converter should be able to provide enough power to assure continuous operation within the specification. Conversely, when either the 5-VDC or the 3.3-VDC output voltages fall below the undervoltage threshold, or when main power has been removed for a sufficiently long time so that power supply operation is no longer assured, PGO should be deasserted to a low state.

The power-good (PGO), DC enable (PSON), and the 5-V/3.3-V supply rails are shown in Figure 3.




Figure 3. Timing of **PSON** and PGO

Although there is no requirement to meet specific timing parameters, the following signal timings are recommended:

 $2 \text{ ms} \le t2 \le 20 \text{ ms}$ , 100 ms < t3 < 2000 ms, t4 > 1 ms, t5  $\le$  10 ms

Furthermore, motherboards should be designed to comply with the above recommended timing. If timings other than these are implemented or required, this information should be clearly specified.



#### **DETAILED DESCRIPTION (continued)**

The TPS3513 family of power-supply supervisors provides a power-good output (PGO) for the 3.3-V and 5-V supply voltage rails and a separate power-good input (PGI). An internal timer is used to generate a 300-ms power-good delay.

If the voltage signals at PGI, VS33, and VS5 rise above the undervoltage threshold, the open-drain, power-good output (PGO) will go high after a delay of 300 ms. When the PGI voltage or any of the 3.3-V, 5-V rail drops below the undervoltage threshold, PGO will be disabled immediately.

#### Power-Supply Remote On/Off (PSON) and Fault Protect Output (FPO)

Since the latest personal computer generation focuses on easy turnon and power saving functions, the PC power supply will require two characteristics. One is a dc power supply remote on/off function; the other is standby voltage to achieve very low power consumption of the PC system. Thus, the main power needs to be shut down.

The power supply remote on/off (PSON) is an active-low signal that turns on all of the main power rails including the 3.3-V, 5-V, -5-V, and -12-V power rails. When this signal is held high by the PC motherboard or left open circuited, the signal of the fault protect output (FPO) also goes high. Thus, the main power rails should not deliver current and should be held at 0 V.

When the FPO signal is held high due to an occurring fault condition, the fault status will be latched and the outputs of the main power rails should not deliver current and should be held at 0 V. Toggling the power-supply remote on/off (PSON) from low-to-high will reset the fault-protection latch. During this fault condition only the standby power is not affected.

When PSON goes from high to low or low-to-high, the 38-ms debounce block will be active to avoid that a glitch on the input will disable/enable the FPO output. During this period, the undervoltage function is disabled to prevent turnon failure.

Power should be delivered to the rails only if the PSON signal is held at ground potential, thus, FPO is active low. The FPO pin can be connected to 5 VDC (or up to 15 VDC) through a pullup resistor.

#### **Under-Voltage Protection**

The TPS3513 provides undervoltage protection (UVP) for the 12-V rail and undervoltage detect for the 3.3-V and 5-V rails. When an undervoltage condition appears at the VS12 input pin for more than 150  $\mu$ s, the FPO output goes high and PGO goes low. Also, this fault condition will be latched until PSON is toggled from low-to-high or VDD is removed.

In flyback or forward type off-line switching power supplies, usually designed for small power, the overload protection design is very simple. Most of these type of power supplies are only sensing the input current for an overload condition. The trigger-point needs to be set much higher than the maximum load in order to prevent false turnon.

However, this will cause one critical issue. In case that the connected load is larger than the maximum allowable load but smaller than the trigger-point, the system will always become over-heated and cause failure and damage.

#### **Overcurrent Protection**

In bridge or forward type, off-line switching power supplies, usually designed for medium to large power, the overload protection design needs to be very precise. Most of these types of power supplies are sensing the output current for an overload condition. The trigger-point needs to be set higher than the maximum load in order to prevent false turnon.

The TPS3513 provides overcurrent protection (OCP) for the 3.3-V, 5-V, and 12-V rails. When an over current condition appears at the OCP comparator input pins for more than 73  $\mu$ s, the FPO output goes high and PGO goes low. Also, this fault condition will be latched until PSON is toggled from low-to-high or VDD is removed.

The resistor connected between the RI pin and the GND pin will introduce an accurate  $I_{(ref)}$  for the OCP function. Of course, a more accurate resistor tolerance will be better. The formula for choosing the RI resistor is  $V_{(RI)}/I_{(ref)}$ . The  $I_{(ref)}$  range is from 12.5  $\mu$ A to 62.5 mA. Three OCP comparators and the  $I_{(ref)}$  section are supplied by VS12. Current drawn from the VS12 pin is less than 1 mA.

#### **DETAILED DESCRIPTION (continued)**

Following is an example on calculating OCP for the 12-V rail:

- $$\begin{split} &\mathsf{RI} = \mathsf{V}_{(\mathsf{RI})}/\mathsf{I}_{(\mathsf{ref})} = 1.15 \; \mathsf{V}/20 \; \mu\mathsf{A} = 56 \; \mathsf{k}\Omega \\ &\mathsf{I}_{(\mathsf{ref})} \; x \; \mathsf{C} \; x \; \mathsf{R}_{(\mathsf{IS12})} = \mathsf{R}_{(\mathsf{sense})} \; x \; \mathsf{I}_{(\mathsf{OCP\_Trip})} \\ &\mathsf{I}_{(\mathsf{OCP\_Trip})} = 20 \; \mu\mathsf{A} \; x \; 8 \; x \; 560 \; \Omega/0.01 \; \Omega = 9.2 \; \mathsf{A} \end{split}$$
- C = Current ratio (see recommended operating conditions)

#### **Overvoltage Protection**

The overvoltage protection (OVP) of the TPS3513 monitors 3.3 V, 5 V, and 12 V. When an overvoltage condition appears at one of the 3.3-V, 5-V, or 12-V input pins for more than 73 µs, the FPO output goes high and PGO goes low. Also, this fault condition will be latched until PSON is toggled from low-to-high or VDD is removed. During fault conditions, most power supplies have the potential to deliver higher output voltages than those normally specified or required. In unprotected equipment, it is possible for output voltages to be high enough to cause internal or external damage of the system. To protect the system under these abnormal conditions, it is common practice to provide overvoltage protection within the power supply.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			UNIT
$V_{DD}$	Supply voltage <sup>(2)</sup>		16 V
v	Input voltage <sup>(2)</sup>	PSON, IS5, IS33, PGI	8 V
VI	Input voltage	VS33, VS5	16 V
v		FPO	V <sub>DD</sub> + 0.3 V or 16 V (whichever is less)
Vo	Output voltage	PGO	V <sub>DD</sub> + 0.3 V or 8 V (whichever is less)
	All other pins <sup>(2)</sup>		–0.3 V to 16 V
	Continuous total power	dissipation	See Dissipation Rating Table
T <sub>A</sub>	Operating free-air tempe	erature range	–40°C to 85°C
T <sub>stg</sub>			–65°C to 150°C
	Soldering temperature		260°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING			T <sub>A</sub> = 85°C POWER RATING	
D	956 mW	7.65 mW/°C	612 mW	497 mW	
Ν	1512 mW	12.1 mW/°C	968 mW	786 mW	



#### **RECOMMENDED OPERATING CONDITIONS**

at specified temperature range

			MIN	MAX	UNIT
$V_{DD}$	Supply voltage		4.5	15	V
		PSON, VS5, VS33, IS5, IS33		7	V
VI	Input voltage	VS12, IS12		15	v
-1	put rollage	PGI		<sub>D</sub> + 0.3 V ax = 7 V)	V
V	Output voltage	FPO		15	V
Vo	Oulput voltage	PGO		7	v
	Output sink ourrant	FPO		20	~ ^
I <sub>O(Sink)</sub>	Output sink current	PGO		10	mA
t <sub>r</sub>	Supply voltage rising time	See <sup>(1)</sup>	1		ms
I <sub>O(RI)</sub>	Output current	RI	12.5	62.5	μA
T <sub>A</sub>	Operating free-air temperatu	ure range	40	85	°C

(1)  $\,\,$  V\_{DD} rising and falling slew rate must be less than 14V/ms.

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OVER-V	OLTAGE PROTECTION AND OV	ER-CURRENT PROT	ECTION				
		VS33		3.7	3.9	4.1	
	Overvoltage threshold	VS5		5.7	6.1	6.5	V
		VS12		13.2	13.8	14.4	
I <sub>(ref)</sub>	Ratio of current sense sink curre setting pin (RI) source current	nt to current sense	Resistor at RI = 30 k $\Omega$ , 0.1% resistor	7.6	8	8.4	
l <sub>ikg</sub>	Leakage current (FPO)		V <sub>(FPO)</sub> = 5 V			5	μA
V <sub>OL</sub>	Low-level output voltage (FPO)		I <sub>(sink)</sub> = 20 mA, V <sub>DD</sub> = 5 V			0.7	V
	Noise deglitch time OVP		V <sub>DD</sub> = 5 V	35	73	110	μs
V <sub>(RI)</sub>	Current source reference voltage	•	V <sub>DD</sub> = 5 V	1.1	1.15	1.2	V
UNDER	VOLTAGE LOCKOUT SECTION						
	Start threshold voltage					4.45	V
	Minimum operation voltage after	start-up		3.65			V
PGI AN	D PGO						
V	Input throughold voltage	PGI1		1.10	1.15	1.20	V
V <sub>IT(PGI)</sub>	Input threshold voltage	PGI2		0.9	0.95	1	v
		VS33		2	2.2	2.4	
	Undervoltage threshold	VS5		3.3	3.5	3.7	V
		VS12		8.5	9	9.5	
	Input offset voltage for OCP com	parators		5		5	mV
l <sub>lkg</sub>	Leakage current (PGO)		PGO = 5 V			5	μA
V <sub>OL</sub>	Low-level output voltage (PGO)		I <sub>(sink)</sub> = 10 mA, V <sub>DD</sub> = 4.5 V			0.4	V
	Short-circuit protection delay	3.3 V, 5 V		49	75	114	ms
	Deley time	PGI to PGO	V <sub>DD</sub> = 5 V	200	300	450	-
t <sub>d(1)</sub>	Delay time	PGI to FPO	3.2	4.8	7.2		ms
		PGI to PGO	V <sub>DD</sub> = 5 V	88	150	225	
	Noise deglitch time	PGI to FPO					μs
		12-V UVP to FPO					

### **ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PSON	CONTROL					
I <sub>I</sub>	Input pullup current	PSON = 0 V		120		μA
VIH	High-level input voltage		2.4			V
V <sub>IL</sub>	Low-level input voltage				1.2	V
t <sub>(b)</sub>	Debounce time (PSON)	$V_{DD} = 5 V$	24	38	57	ms
t <sub>d(2)</sub>	Delay time (PSON to FPO)	$V_{DD} = 5 V$	t <sub>b+1.1</sub>	t <sub>b</sub> +2.3	t <sub>b</sub> +4	ms
ΤΟΤΑ	L DEVICE					
I <sub>DD</sub>	Supply current	PSON = 5 V			1	mA

#### **TYPICAL CHARACTERISTICS**



T<sub>A</sub> = 85<sup>'</sup>°C

T<sub>A</sub> = 0°C

10

T<sub>Δ</sub> = −40°C

20

15



#### **TYPICAL CHARACTERISTICS (continued)**




Figure 10.

Figure 11.

40

60

80

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS3513D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3513DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3513DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3513DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3513N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TPS3513NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 1


TEXAS INSTRUMENTS www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3513DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

Pack Materials-Page 1



### PACKAGE MATERIALS INFORMATION

19-Mar-2008




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3513DR	SOIC	D	14	2500	333.2	345.9	28.6

Pack Materials-Page 2

D (R-PDSO-G14)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated