
www.ti.com

SLUS872A-JANUARY 2009-REVISED MAY 2009

QML CLASS V, CURRENT-MODE PWM CONTROLLERS

FEATURES

- QML-V Qualified, SMD 5962-86704
- Rad-Tolerant: 30 kRad (Si) TID (1) (2)
- Optimized for Offline and DC-to-DC Converters
- Low Start-Up Current (<0.5 mA)
- Trimmed Oscillator Discharge Current
- Automatic Feed Forward Compensation
- Pulse-by-Pulse Current Limiting
- Enhanced Load Response Characteristics
- Undervoltage Lockout With Hysteresis
- Double-Pulse Suppression
- High-Current Totem-Pole Output
- Internally Trimmed Bandgap Reference
- 500-kHz Operation
- Low R_o Error Amplifier
- Radiation tolerance is a typical value based upon initial device qualification with dose rate = 10 mrad/sec. Radiation Lot Acceptance Testing is available - contact factory for details.
- 5962-8670409VPA currently offered. Contact factory for additional devices.



DESCRIPTION

The UC1842A/3A/4A/5A family of control IC's is a pin for pin compatible improved version of the UC1842/3/4/5 family. Providing the necessary features to control current-mode switched-mode power supplies, this device has the following improved features. Start up current is guaranteed to be less than 0.5 mA. Oscillator discharge is trimmed to 8.3 mA. During undervoltage lockout, the output stage can sink at least 10 mA at less than 1.2 V for V_{CC} over 5 V.

The difference between members of this family are shown in Table 1.

Table 1. UC184xA Family


PART NO.	UVLO ON	UVLO OFF	MAXIMUM DUTY CYCLE
UC1842A	16.0 V	10.0 V	< 100%
UC1843A	8.5 V	7.9 V	< 100%
UC1844A	16.0 V	10.0 V	< 50%
UC1845A	8.5 V	7.9 V	< 50%



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



BLOCK DIAGRAM



ORDERING INFORMATION(1)

PARENT	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	T _A	TOP-SIDE MARKING
UC1842A	JG (8-CDIP)	5962-8670405VPA	–55°C to 125°C	8670405VPA/UC1842A
UC 1642A	FK (20-LCCC)	5962-8670405VXA	-55 C to 125 C	5962-8670405VXA/UC1842ALQMLV
UC1843A	JG (8-CDIP)	5962-8670406VPA	–55°C to 125°C	8670406VPA/UC1843A
UC 1643A	FK (20-LCCC)	5962-8670406VXA	-55°C 10 125°C	5962-8670406VXA/UC1843ALQMLV
UC1844A	JG (8-CDIP)	5962-8670407VPA	–55°C to 125°C	8670407VPA/UC1844A
UC 1644A	FK (20-LCCC)	5962-8670407VXA	-55°C (0 125°C	5962-8670407VXA/UC1844ALQMLV
UC1845A	JG (8-CDIP)	5962-8670408VPA	–55°C to 125°C	8670408VPA/UC1845A
UC 1645A	FK (20-LCCC)	5962-8670408VXA	-55 C to 125 C	5962-8670408VXA/UC1845ALQMLV

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ORDERING INFORMATION (RADIATION IMPROVED DEVICES)(1)(2)

PARENT	PACKAGE ⁽³⁾	ORDERABLE PART NUMBER	T _A	TOP-SIDE MARKING
UC1843A	JG (8-CDIP)	5962-8670409VPA	-55°C to 125°C	8670409VPA/UC1843A-SP

- (1) See Electrical Characteristics (Radiation Improved Devices).
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (3) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



ABSOLUTE MAXIMUM RATINGS(1)(2)

over operating free-air temperature range (unless otherwise noted)

V_{CC}	Supply voltage, low-impedance source	30 V
	Supply current	Self limiting
Io	Output current	±1 A
	Output energy (capacitive load)	5 μJ
VI	Input voltage (V _{FB} , I _{SENSE})	-0.3 V to 6.3 V
	Error amplifier output sink current	10 mA
P_{D}	Power dissipation ($T_A = 25^{\circ}C$)	1 W
T _{stg}	Storage temperature range	–65°C to 150°C
T _{lead}	Lead temperature (soldering, 10 seconds)	300°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range ($T_A = T_J = -55$ °C to 125°C), unless otherwise noted.

		MIN	MAX	UNIT
V_{CC}	Supply voltage	12	25	V
	Sink/source output current (continuous or time average)	0	200	mA
	Reference load current	0	20	mA

ELECTRICAL CHARACTERISTICS

 V_{CC} = 15 $V^{(1)}$, R_T = 10 k Ω , C_T = 3.3 nF, T_A = T_J = -55°C to 125°C (unless otherwise noted)

PARAMETER	TEST CC	ONDITIONS	MIN	TYP	MAX	UNIT
Reference Section	,					
Output voltage	$T_J = 25^{\circ}C, I_O = 1 \text{ mA}$		4.95	5	5.06	V
Line regulation	V _{IN} = 12 V to 25 V			6	20	mV
Load regulation	I _O = 1 mA to 20 mA			6	25	mV
Temperature stability ⁽²⁾⁽³⁾				0.2	0.4	mV/°C
Total output variation	Over line, load, and temp	perature	4.9		5.1	V
Output noise voltage	10 Hz ≤ f ≤ 10 kHz, T _J =	10 Hz ≤ f ≤ 10 kHz, T _J = 25°C		50		μV
Long term stability	1000 hours, T _A = 125°C	1000 hours, T _A = 125°C ⁽²⁾		5	25	mV
Short-circuit output current			-30	-100	-180	mA
Oscillator Section	·					
Initial accuracy	$T_J = 25^{\circ}C^{(4)}$		47	52	57	kHz
Voltage stability	V _{CC} = 12 V to 25 V			0.2	1	%
Temperature stability	$T_A = MIN \text{ to } MAX^{(2)}$	$T_A = MIN \text{ to } MAX^{(2)}$		5		%
Amplitude peak-to-peak	V pin 4 ⁽²⁾	V pin 4 ⁽²⁾				V
Dischause summer	V pin 4 = 2 V ⁽⁵⁾	$T_J = 25^{\circ}C$	7.8	8.3	8.8	A
Discharge current	v piii 4 = 2 V (*)	T _J = Full range	7.5		8.8	mA

⁽¹⁾ Adjust V_{CC} above the start threshold before setting at 15 V.

⁽²⁾ All voltages are with respect to ground. Currents are positive into, negative out of the specified terminal.

⁽²⁾ Parameters ensured by design and/or characterization, if not production tested.

⁽³⁾ Temperature stability, sometimes referred to as average temperature coefficient, is described by the equation: Temp Stability = V_{REF} (max) - V_{REF} (min)/T_J (max) - T_J (min). V_{REF} (max) and V_{REF} (min) are the maximum and minimum reference voltage measured over the appropriate temperature range. Note that the extremes in voltage do not necessarily occur at the extremes in temperature.

⁽⁴⁾ Output frequency equals ocscillator frequency for the UC1842A and UC1843A. Output frequency is one half oscillator frequency for UC18444A and UC1845A.

⁽⁵⁾ This parameter is measured with $R_T = 10 \text{ k}\Omega$ to V_{REF} . This contributes approximately 300 μ A of current to the measurement. The total current flowing into the R_T/C_T pin will be approximately 300 μ A higher than the measured value.




ELECTRICAL CHARACTERISTICS (continued)

 V_{CC} = 15 V, R_T = 10 k Ω , C_T = 3.3 nF, T_A = T_J = -55°C to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Error Amp Section	,	1			
Input voltage	V _{Comp} = 2.5 V	2.45	2.50	2.55	mV
Input bias current			-0.3	-1	μΑ
Open-loop voltage gain	V _O = 2 V to 4 V	65	90		dB
Unity-gain bandwidth	$T_J = 25^{\circ}C^{(6)}$	0.7	1		MHz
PSRR	V _{CC} = 12 V to 25 V	60	70		dB
Output sink current	V _{FB} = 2.7 V, V _{Comp} = 1.1 V	2	6		mA
Output source current	V _{FB} = 2.3 V, V _{Comp} = 5 V	-0.5	-0.8		mA
High-level output voltage	V_{FB} = 2.3 V, R_L = 15 k Ω to ground	5	6		V
Low-level output voltage	V_{FB} = 2.7 V, R_L = 15 k Ω to V_{REF}		0.7	1.1	V
Current Sense Section		·			
Gain ⁽⁷⁾⁽⁸⁾		2.85	3	3.15	V/V
Maximum input signal	V _{Comp} = 5 V ⁽⁷⁾	0.9	1	1.1	V
PSRR	V _{CC} = 12 V to 25 V ⁽⁷⁾		70		dB
Input bias current			-2	-10	μΑ
Delay to output	V _{ISENSE} = 0 to 2 V ⁽⁶⁾		150	300	ns
Output Section	·			•	
Output law laws waters	I _{SINK} = 20 mA		0.1	0.4	V
Output low-level voltage	I _{SINK} = 200 mA		1.5	2.2	V
Output high lavel veltage	I _{SOURCE} = -20 mA	13	13.5		V
Output high-level voltage	I _{SOURCE} = -200 mA	12	13.5		V
Rise time	$C_L = 1 \text{ nF}, T_J = 25^{\circ}C^{(6)}$		50	150	ns
Fall time	$C_L = 1 \text{ nF}, T_J = 25^{\circ}C^{(6)}$		50	150	ns
UVLO saturation	V _{CC} = 5 V, I _{SINK} = 10 mA		0.7	1.2	V
Undervoltage Lockout Section		·			
Chart three hold	UC1842A, UC1844A	15	16	17	V
Start threshold	UC1843A, UC1845A	7.8	8.4	9	V
Minimum an audien valle en eften tum en	UC1842A, UC1844A	9	10	11	V
Minimum operation voltage after turn-on	UC1843A, UC1845A	7	7.6	8.2	V
PWM Section		·			
Marian and duty avala	UC1842A, UC1843A	94	96	100	0/
Maximum duty cycle	UC1844A, UC1845A	47	48	50	%
Minimum duty cycle				0	%
Total Standby Current		,			
Start-up current			0.3	0.5	mA
Operating supply current	V _{FB} = V _{ISENSE} = 0 V		11	17	mA
V _{CC} zener voltage	I _{CC} = 25 mA	30	34		V

⁽⁶⁾ Parameters ensured by design and/or characterization, if not production tested. (7) Parameter measured at trip point of latch with $V_{FB} = 0 \text{ V}$.

⁽⁸⁾ Gain defined as: $G = \Delta V_{Comp} / \Delta V_{ISENSE}$; $V_{ISENSE} = 0$ to 0.8 V.



SLUS872A-JANUARY 2009-REVISED MAY 2009

ELECTRICAL CHARACTERISTICS (RADIATION IMPROVED DEVICES)(1)

 V_{CC} = 15 V, R_T = 10 k Ω , C_T = 3.3 nF, T_A = T_J = -55°C to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference Section		,			
Output voltage	$T_J = 25^{\circ}C, I_O = 1 \text{ mA}$	4.94	5	5.06	V
Line regulation	V _{CC} = 12 V to 25 V		6	20	mV
Load regulation	I _L = 1 mA to 20 mA		6	25	mV
Total output variation	Over line, load, and temperature	4.9		5.1	V
Output noise voltage	10 Hz ≤ f ≤ 10 kHz, T _J = 25°C		50		μV
Short-circuit output current		-30	-100	-180	mA
Oscillator Section					
Initial accuracy	T _J = 25°C	47	52	57	kHz
Voltage stability	V _{CC} = 12 V to 25 V		0.2	1	%
Temperature stability	$T_{J} = -55^{\circ}C$ to 125°C		5		%
Amplitude	V _{RT/CT} peak to peak		1.7		V
- (2)	$T_J = 25$ °C, $V_{RT/CT} = 2 V$	7.8	8.3	8.8	
Discharge current ⁽²⁾	$V_{RT/CT} = 2 V$	7.5		8.8	mA
Error Amp Section	1 11112				
Input voltage	V _{Comp} = 2.5 V	2.45	2.50	2.55	mV
Input bias current			-0.3	-1	μΑ
Open-loop voltage gain	$V_O = 2 V \text{ to } 4 V$	65	90		dB
Unity-gain bandwidth	$T_{\rm J} = 25^{\circ} {\rm C}^{(3)}$	0.7	1		MHz
PSRR	V _{CC} = 12 V to 25 V	60	70		dB
Output sink current	V _{FB} = 2.7 V, V _{Comp} = 1.1 V	2	6		mA
Output source current	V _{FB} = 2.3 V, V _{Comp} = 5 V	-0.5	-0.8		mA
High-level output voltage	$V_{FB} = 2.3 \text{ V}, R_L = 15 \text{ k}\Omega \text{ to ground}$	5	6		V
Low-level output voltage	$V_{FB} = 2.7 \text{ V}, R_L = 15 \text{ k}\Omega \text{ to } V_{REF}$		0.7	1.1	V
Current Sense Section					
Gain ⁽⁴⁾⁽⁵⁾		2.85	3	3.15	V/V
Maximum input signal	V _{Comp} = 5 V ⁽⁴⁾	0.9	1	1.1	V
PSRR	$V_{CC} = 12 \text{ V to } 25 \text{ V}^{(4)}$		70		dB
Input bias current			-2	-10	μΑ
Delay to output	V _{ISENSE} = 0 to 2 V ⁽³⁾		150	300	ns
Output Section					
0	I _{SINK} = 20 mA		0.1	0.4	V
Output low-level voltage	I _{SINK} = 200 mA		1.5	2.2	V
	I _{SOURCE} = 20 mA	13	13.5		V
Output high-level voltage	I _{SOURCE} = 200 mA	12	13.0		V
Rise time	C _L = 1 nF, T _J = 25°C ⁽³⁾		50	150	ns
Fall time	$C_L = 1 \text{ nF}, T_J = 25^{\circ}C^{(3)}$		50	150	ns
UVLO saturation	V _{CC} = 5 V, I _{SINK} = 10 mA		0.7	1.2	V
Undervoltage Lockout Section		I			
Start threshold		7.8	8.4	9	V
Minimum operation voltage after turn-on		7	7.6	8.2	V
PWM Section	I	1			

See Ordering Information (Radiation Improved Devices).

This parameter is measured with $R_T = 10 \text{ k}\Omega$ to V_{REF} . This contributes approximately 300 μ A of current to the measurement. The total current flowing into the R_T/C_T pin will be approximately 300 μA higher than the measured value. Parameters ensured by design and/or characterization, if not production tested. Parameter measured at trip point of latch with $V_{FB}=0$ V. Gain defined as: $G=\Delta V_{Comp}/\Delta V_{ISENSE}$; $V_{ISENSE}=0$ to 0.8 V.

⁽⁵⁾

UC1842A-SP, UC1843A-SP, UC1844A-SP, UC1845A-SP



SLUS872A-JANUARY 2009-REVISED MAY 2009

www.ti.com


ELECTRICAL CHARACTERISTICS (RADIATION IMPROVED DEVICES) (continued)

 V_{CC} = 15 V, R_T = 10 k Ω , C_T = 3.3 nF, T_A = T_J = -55°C to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Maximum duty cycle		94	96	100	%
Minimum duty cycle				0	%
Total Standby Current					
Start-up current			0.3	0.5	mA
Operating supply current	V _{FB} = V _{ISENSE} = 0 V		11	17	mA
V _{CC} zener voltage	$I_{CC} = 25 \text{ mA}$	30	34		V



APPLICATION INFORMATION



Amp can Source and Sink up to 0.5mA, and Sink up to 2mA.

Figure 1. Error Amplifier Configuration





Figure 2. Undervoltage Lockout



Peak Current (Is) is Determined By The Formula $\frac{1.0V}{RS}$

A small RC filter may be required to suppress switch transients.

Figure 3. Current-Sense Circuit

SLUS872A-JANUARY 2009-REVISED MAY 2009




Figure 4. Output Saturation Characteristics




Figure 5. Error Amplifier Open-Loop Frequency Response





Figure 6. Oscillation Section






High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to pin 5 in a single point

ground. The transistor and 5k potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to pin 3.

Figure 7. Open-Loop Laboratory Test Fixture




A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over 50%

Note that capacitor, C, forms a filter with R2 to suppress the leading edge switch spikes.

Figure 8. Slope Compensation





Power Supply Specifications

1. Input Voltage

2. Line Isolation

3. Switching Frequency

4. Efficiency Full Load

5. Output Voltage:

A. +5V, ± 5%; 1A to 4A load Ripple voltage: 50mV P-P Max

B. +12V, ± 3%; 0.1A to 0.3A load Ripple voltage: 100mV P-P Max

C. -12V ,±3%; 0.1A to 0.3A load Ripple voltage: 100mV P-P Max

Figure 9. Offline Flyback Regulator

95VAC to 130VA

(50 Hz/60Hz)

3750V

40kHz

70%

PACKAGE OPTION ADDENDUM



www.ti.com 16-Feb-2012

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
5962-8670405VPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	Add to cart
5962-8670405VXA	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Add to cart
5962-8670406VPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	Add to cart
5962-8670406VXA	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Add to cart
5962-8670407VPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	Add to cart
5962-8670407VXA	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Add to cart
5962-8670408VPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	Add to cart
5962-8670408VXA	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Add to cart
5962-8670409VPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	Add to cart

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



16-Feb-2012

OTHER QUALIFIED VERSIONS OF UC1842A-SP, UC1843A-SP, UC1844A-SP, UC1845A-SP:


- Catalog: UC1842A, UC1843A, UC1844A, UC1845A
- Enhanced Product: UC1842A-EP, UC1843A-EP, UC1844A-EP, UC1845A-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications dataconverter.ti.com Computers and Peripherals www.ti.com/computers **Data Converters DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/industrial www.ti.com/clocks Industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors <u>www.ti.com/omap</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

