<span id="page-0-0"></span>

## Logic Controlled, High-Side Power Switches ADP190/ADP191

### **FEATURES**

**Low RDSON of 105 mΩ at 1.8 V Internal output discharge resistor (ADP191) Turn-on slew rate limiting (ADP191) Low input voltage range: 1.1 V to 3.6 V 500 mA continuous operating current Built-in level shift for control logic that can be operated by 1.2 V logic Low 2 μA (maximum) ground current Ultralow shutdown current: <1 μA Ultrasmall 0.8 mm × 0.8 mm, 4-ball, 0.4 mm pitch WLCSP** 

### **APPLICATIONS**

**Mobile phones Digital cameras and audio devices Portable and battery-powered equipment** 

### **TYPICAL APPLICATIONS CIRCUIT**



### **GENERAL DESCRIPTION**

The ADP190/ADP191 are high-side load switches designed for operation from 1.1 V to 3.6 V. These load switchs provide power domain isolation for extended power battery life. The devices contain a low on-resistance P-channel MOSFET that supports more than 500 mA of continuous current and minimizes power loss. The low 2 μA (maximum) of ground current and ultralow shutdown current make the ADP190/ADP191 ideal for batteryoperated portable equipment. The built-in level shifter for enable logic makes the ADP190/ADP191 compatible with modern processors and GPIO controllers.

The ADP191 controls the turn-on slew rate of the switch to reduce the input inrush current. The ADP191 also incorporates an internal output discharge resistor to discharge the output capacitance when the ADP191 output is disabled.

Beyond operating performance, the ADP190/ADP191 occupy minimal printed circuit board (PCB) space with an area less than 0.64 mm2 and a height of 0.60 mm. It is available in an ultrasmall  $0.8$  mm  $\times$  0.8 mm, 4-ball, 0.4 mm pitch WLCSP.

#### **Rev. D**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their resp** 

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2009-2010 Analog Devices, Inc. All rights reserved.** 

## **TABLE OF CONTENTS**



### **REVISION HISTORY**

11/10-Rev. C to Rev. D Changed 4 m $\Omega$  to 4 M $\Omega$  in Theory of Operation Section .......... 9

 $3/10$ -Rev. B to Rev. C Change to Low Input Voltage Range Value................. Throughout

### $1/10$ –Rev. A to Rev. B



9/09-Rev. 0 to Rev. A  $\sim$ to Orderi



1/09-Revision 0: Initial Version



Rev. D | Page 2 of 16

### <span id="page-2-0"></span>SPECIFICATIONS

 $\rm V_{IN}$  = 1.8 V,  $\rm V_{EN}$  = V $\rm_{IN}$  I $\rm_{LOAD}$  = 200 mA,  $\rm T_A$  = 25°C, unless otherwise noted.

### **Table 1. ADP190**



1 Ground current includes EN pull-down current.

#### **Table 2. ADP191**



<sup>1</sup> Ground current includes EN pull-down current.

Rev. D | Page 3 of 16

### <span id="page-3-0"></span>**TIMING DIAGRAM**



Rev. D | Page 4 of 16

### <span id="page-4-1"></span><span id="page-4-0"></span>**Table 3.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **THERMAL DATA**

Absolute maximum ratings apply individually only, not in combination. The ADP190/ADP191can be damaged when the junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that  $T_J$  is within the specified temperature limits. In applications with high power dissipation and poor PCB thermal resistance, the maximum ambient temperature may need to be derated.

In applications with moderate power dissipation and low PCB **THERMAL RESISTANCE**  thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction temperature  $(T<sub>J</sub>)$  of the device is dependent on the ambient temperature  $(T_A)$ , the power dissipation of the device  $(P_D)$ , and the junction-to-ambient thermal resistance of the package  $(\theta_{JA})$ .

Maximum junction temperature  $(T_J)$  is calculated from the ambient temperature  $(T_A)$  and power dissipation  $(P_D)$  using the formula

$$
T_J=T_A+(P_D\times\theta_{JA})
$$

Junction-to-ambient thermal resistance  $(\theta_{JA})$  of the package is based on modeling and calculation using a 4-layer board. The junction-to-ambient thermal resistance is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, close attention to thermal board design is required. The value of  $\theta_{JA}$  may vary, depending on PCB material, layout, and environmental conditions. The specified values of  $\theta_{IA}$  are based on a 4-layer, 4 inch  $\times$  3 inch PCB. See JESD51-7 and JESD51-9 for detailed information regarding board construction. For additional information, see the AN-617 application note, *MicroCSPTM Wafer Level Chip Scale Package*.

 $\Psi_{JB}$  is the junction-to-board thermal characterization parameter with units of °C/W.  $\Psi_{JB}$  of the package is based on modeling and calculation using a 4-layer board. The JESD51-12 document, *Guidelines for Reporting and Using Electronic Package Thermal Information*, states that thermal characterization parameters are not the same as thermal resistances.  $\Psi_{JB}$  measures the component power flowing through multiple thermal paths rather than through a single path, as in thermal resistance ( $\theta_{\text{IB}}$ ). Therefore,  $\Psi_{\text{IB}}$  thermal paths include convection from the top of the package as well as radiation from the package, factors that make  $\Psi_{JB}$  more useful in real-world applications. Maximum junction temperature  $(T_J)$ is calculated from the board temperature  $(T<sub>B</sub>)$  and the power dissipation  $(P_D)$  using the formula

 $T_J = T_B + (P_D \times \Psi_{IB})$ 

See JESD51-8, JESD51-9, and JESD51-12 for more detailed information about  $\Psi_{IB}$ .

 $\theta_{JA}$  and  $\Psi_{JB}$  are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

### **Table 4. Thermal Resistance**



#### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Rev. D | Page 5 of 16

## <span id="page-5-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. Pin Configuration

### **Table 5. Pin Function Descriptions**



Rev. D | Page 6 of 16

### <span id="page-6-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN} = 1.8$  V,  $V_{EN} = V_{IN} > V_{IH}$ ,  $I_{LOAD} = 100$  mA,  $T_A = 25$ °C, unless otherwise noted.



Figure 5. RDSON vs. Temperature (Includes ~15 mΩ Trace Resistance)



Figure 6. RDS<sub>ON</sub> vs. Input Voltage, V<sub>IN</sub> (Includes ~15 mΩ Trace Resistance)



Figure 7. Voltage Drop vs. Load Current (Includes ~15 mΩ Trace Resistance)



Figure 8. ADP190 Turn-On Delay, Input Voltage = 3.6 V



Figure 9. ADP190 Turn-On Delay, Input Voltage = 1.8 V



Figure 10. ADP191 Turn-On Delay and Inrush Current vs. Input Voltage =  $3.6 V$ 

Rev. D | Page 7 of 16







Figure 12. ADP191 Turn-Off Delay, Input Voltage = 3.6 V



Figure 13. ADP191 Turn-Off Delay, Input Voltage = 1.8 V













Rev. D | Page 8 of 16

### <span id="page-8-0"></span>THEORY OF OPERATION

The ADP190/ADP191are high-side PMOS load switches. They are designed for supply operation from 1.1 V to 3.6 V. The PMOS load switch is designed for low on resistance, 105 m $\Omega$  at  $V_{\text{IN}}$  = 1.8 V, and supports 500 mA of continuous current. It is a low ground current device with a nominal 4 MΩ pull-down resistor on its enable pin. The package is a space-saving  $0.8$  mm  $\times$ 0.8 mm, 4-ball WLCSP.

The ADP191 incorporates an internal output discharge resistor to discharge the output capacitance when the ADP191 output is disabled. The ADP191 also contains circuitry to limit the switch turn-on slew rate to limit the inrush current.



Rev. D | Page 9 of 16

## <span id="page-9-1"></span><span id="page-9-0"></span>APPLICATIONS INFORMATION

### **GROUND CURRENT**

The major source for ground current in the ADP190/ADP191 is the 4 MΩ pull-down on the enable (EN) pin. [Figure 19](#page-9-2) shows typical ground current when  $V_{EN} = V_{IN}$  and  $V_{IN}$  varies from 1.1 V to 3.6 V.



Figure 19. Ground Current vs. Load Current

<span id="page-9-4"></span><span id="page-9-2"></span>As shown in [Figure 20](#page-9-3), an increase in ground current can occur when  $V_{EN} \neq V_{IN}$ . This is caused by the CMOS logic nature of the level shift circuitry as it translates an EN signal  $\geq 1.1$  V to a logic high. This increase is a function of the  $V_{IN} - V_{EN}$  delta.



### <span id="page-9-5"></span><span id="page-9-3"></span>**ENABLE FEATURE**

The ADP190/ADP191 use the EN pin to enable and disable the VOUT pin under normal operating conditions. As shown in [Figure 21](#page-9-4), when a rising voltage on EN crosses the active threshold, VOUT turns on. When a falling voltage on EN crosses the inactive threshold, VOUT turns off.



Figure 21. Typical EN Operation

As shown in [Figure 21,](#page-9-4) the EN pin has built-in hysteresis. This prevents on/off oscillations that can occur due to noise on the EN pin as it passes through the threshold points.

The EN pin active/inactive thresholds derive from the VIN voltage; therefore, these thresholds vary with changing input voltage. [Figure 22](#page-9-5) shows typical EN active/inactive thresholds when the input voltage varies from 1.1 V to 3.6 V.



Figure 22. Typical EN Pin Thresholds vs. Input Voltage, V<sub>IN</sub>

### **TIMING**

Turn-on delay is defined as the delta between the time that EN reaches >1.1 V until VOUT rises to ~10% of its final value. The ADP190/ADP191 include circuitry to set the typical 1.5 μs turnon delay at 3.6 V  $V_{\text{IN}}$  to limit the  $V_{\text{IN}}$  inrush current. As shown in [Figure 23](#page-10-0), the turn-on delay is dependent on the input voltage.

Rev. D | Page 10 of 16



<span id="page-10-1"></span><span id="page-10-0"></span>Figure 23. ADP190 Typical Turn-On Delay Time with Varying Input Voltage



<span id="page-10-2"></span>Figure 24. ADP191 Typical Turn-On Delay Time with Varying Input Voltage

The rise time is defined as the delta between the time from 10% to 90% of VOUT reaching its final value. It is dependent on the RC time constant where C = load capacitance ( $C_{\text{LOAD}}$ ) and R = RDSON||RLOAD. Because RDSON is usually smaller than RLOAD, an adequate approximation for RC is  $RDS_{ON} \times C_{LOAD}$ . The ADP190/ ADP191 do not need any input or load capacitor, but capacitors can be used to suppress noise on the board. If significant load capacitance is connected, inrush current is a concern.

The ADP191 contains circuitry to limit the slew rate of the switch turn to reduce the turn on inrush current. See [Figure 25](#page-10-1) and [Figure 26](#page-10-2) for a comparison of rise time and inrush current.



Figure 25. ADP190 Typical Rise Time and Inrush Current with  $C_{LOAD} = 1 \mu F$ 







Figure 27. ADP190 Typical Rise Time and Inrush Current with  $C_{LOAD} = 4.7 \mu F$ 

Rev. D | Page 11 of 16

<span id="page-11-0"></span>The turn-off time is defined as the delta between the time from 90% to 10% of VOUT reaching its final value. It is also dependent on the RC time constant.

The ADP191 incorporates an internal output discharge resistor to discharge the output capacitance when the ADP191 output is disabled. See [Figure 28](#page-11-1) and [Figure 29](#page-11-2) for a comparison of turnoff times.



<span id="page-11-3"></span><span id="page-11-1"></span>Figure 28. ADP190 Typical Turn-Off Time, Various Load Currents





### <span id="page-11-2"></span>**THERMAL CONSIDERATIONS**

In most applications, the ADP190/ADP191 do not dissipate much heat due to their low on-channel resistance. However, in applications with high ambient temperature and load current, the heat dissipated in the package can be large enough to cause the junction temperature of the die to exceed the maximum junction temperature of 125°C.

The junction temperature of the die is the sum of the ambient temperature of the environment and the temperature rise of the package due to the power dissipation, as shown in Equation 1.

To guarantee reliable operation, the junction temperature of the ADP190/ADP191must not exceed 125°C. To ensure that the junction temperature stays below this maximum value, the user must be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air ( $\theta_{IA}$ ). The  $\theta_{IA}$ value is dependent on the package assembly compounds that are used and the amount of copper used to solder the package GND pin to the PCB. Table 6 shows typical  $\theta_{JA}$  values of the 4-ball WLCSP for various PCB copper sizes. [Table 7](#page-11-3) shows the typical  $\Psi_{\text{IB}}$  value of the 4-ball WLCSP.





<sup>1</sup> Device soldered to minimum size pin traces.

#### Table 7. Typical Ψ<sub>IB</sub> Values



The junction temperature of the ADP190/ADP191can be calculated from the following equation:

$$
T_J = T_A + (P_D \times \theta_{JA})
$$
 (1)

where:

*TA* is the ambient temperature.

*PD* is the power dissipation in the die, given by

$$
P_D = [(V_{IN} - V_{OUT}) \times I_{LOAD}] + (V_{IN} \times I_{GND})
$$
\n(2)

where:

*ILOAD* is the load current.

*IGND* is the ground current.

 $V$ <sub>IN</sub> and  $V$ <sub>OUT</sub> are the input and output voltages, respectively.

Power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation simplifies to the following:

$$
T_J = T_A + \{ [(V_{IN} - V_{OUT}) \times I_{LOAD}] \times \theta_{JA} \}
$$
 (3)

As shown in Equation 3, for a given ambient temperature, inputto-output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure that the junction temperature does not rise above 125°C. [Figure 30](#page-12-0) to [Figure 35](#page-12-1) show junction temperature calculations for different ambient temperatures, load currents,  $V_{IN}$  to  $V_{OUT}$  differentials, and areas of PCB copper.

Rev. D | Page 12 of 16

<span id="page-12-0"></span>

Figure 35. 0 mm<sup>2</sup> of PCB Copper,  $T_A = 50^{\circ}C$ 

<span id="page-12-1"></span>Rev. D | Page 13 of 16

<span id="page-13-0"></span>In cases where the board temperature is known, use the thermal characterization parameter,  $\Psi_{JB}$ , to estimate the junction temperature rise. Maximum junction temperature  $(T<sub>J</sub>)$  is calculated from the board temperature  $(T_B)$  and power dissipation  $(P_D)$ using the formula



### **PCB LAYOUT CONSIDERATIONS**

Improve heat dissipation from the package by increasing the amount of copper attached to the pins of the ADP190/ADP191. However, as listed in [Table 6,](#page-11-0) a point of diminishing returns is eventually reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

It is critical to keep the input and output traces as wide and as short as possible to minimize the circuit board trace resistance.



Figure 37. ADP190 PCB Layout

07874-028



Figure 38. ADP191 PCB Layout

Rev. D | Page 14 of 16

## <span id="page-14-1"></span><span id="page-14-0"></span>OUTLINE DIMENSIONS



Figure 39. 4-Ball Wafer Level Chip Scale Package [WLCSP]  $(CB-4-3)$ Dimensions shown in millimeters

### **ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

Rev. D | Page 15 of 16

## **NOTES**



www.analog.com

**©2009-2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07874-0-11/10(D)**