

#### **FEATURES**

Narrow body, RoHS-compliant, SOIC 8-lead package Low power operation **5 V operation** 1.1 mA per channel maximum @ 0 Mbps to 2 Mbps 3.7 mA per channel maximum @ 10 Mbps 8.2 mA per channel maximum @ 25 Mbps **3 V operation** 0.8 mA per channel maximum @ 0 Mbps to 2 Mbps 2.2 mA per channel maximum @ 10 Mbps 4.8 mA per channel maximum @ 25 Mbps **Bidirectional communication** 3 V/5 V level translation High temperature operation: 125°C High data rate: dc to 25 Mbps (NRZ) **Precise timing characteristics** 3 ns maximum pulse width distortion 3 ns maximum channel-to-channel matching High common-mode transient immunity: >25 kV/µs Automotive versions gualified per AEC-Q100 Safety and regulatory approvals **UL** recognition 2500 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice #5A **VDE** Certificate of Conformity DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 VIORM = 560 V peak

#### **APPLICATIONS**

Size-critical multichannel isolation SPI interface/data converter isolation RS-232/RS-422/RS-485 transceiver isolation Digital field bus isolation Hybrid electric vehicles, battery monitor, and motor drive

### **GENERAL DESCRIPTION**

The ADuM120x<sup>1</sup> are dual-channel, digital isolators based on the Analog Devices, Inc., *i*Coupler<sup>®</sup> technology. Combining high speed CMOS and monolithic transformer technologies, these isolation components provide outstanding performance characteristics superior to alternatives, such as optocouplers.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated

# Dual-Channel Digital Isolators ADuM1200/ADuM1201

with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discrete components is eliminated with these *i*Coupler products. Furthermore, *i*Coupler devices consume one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM120x isolators provide two independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). Both parts operate with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM120x provide low pulse width distortion (<3 ns for CR grade) and tight channel-to-channel matching (<3 ns for CR grade). Unlike other optocoupler alternatives, the ADuM120x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

ADuM1200W and ADuM1201W are automotive grade versions qualified for 125°C operation per AEC-Q100. See the Automotive Products section for more details.

### FUNCTIONAL BLOCK DIAGRAMS




Figure 2. ADuM1201 Functional Block Diagram

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

#### Rev. G

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2004–2008 Analog Devices, Inc. All rights reserved.

## **TABLE OF CONTENTS**

Features 1
Applications1
General Description
Functional Block Diagrams1
Revision History
Specification
Electrical Characteristics—5 V, 105°C Operation 4
Electrical Characteristics—3 V, 105°C Operation
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V, 105°C Operation
Electrical Characteristics—5 V, 125°C Operation11
Electrical Characteristics—3 V, 125°C Operation13
Electrical Characteristics—Mixed 5 V/3 V, 125°C Operation 
Electrical Characteristics—Mixed 3 V/5 V, 125°C Operation 
Package Characteristics19
Regulatory Information19
Insulation and Safety-Related Specifications

### **REVISION HISTORY**

9/08—Rev. F to Rev. G	
Changes to Table 9	19
Changes to Table 13	
Changes to Ordering Guide	

#### 3/08—Rev. E to Rev. F

Changes to Features Section	1
Changes to Applications Section	
Added Table 4	
Added Table 5	
Added Table 6	
Added Table 7	
Changes to Table 12	
Changes to Table 13	
Added Automotive Products Section	
Changes to Ordering Guide	
5 5	

DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 Insulation Characteristics	20
	20
Recommended Operating Conditions	20
Absolute Maximum Ratings	21
ESD Caution	21
Pin Configurations and Function Descriptions	22
Typical Performance Characteristics	23
Applications Information	24
PCB Layout	24
Propagation Delay-Related Parameters	24
DC Correctness and Magnetic Field Immunity	24
Power Consumption	25
Insulation Lifetime	25
Automotive Products	26
Outline Dimension	27
Ordering Guide	27

### 11/07—Rev. D to Rev. E

Changes to Note 1	1
Added ADuM120xAR Change vs. Temperature Parameter	3
Added ADuM120xAR Change vs. Temperature Parameter	5
Added ADuM120xAR Change vs. Temperature Parameter	8

#### 8/07—Rev. C to Rev. D

Updated VDE Certification Throughout	1
Changes to Features, Note 1, Figure 1, and Figure 2	
Changes to Table 3	7
Changes to Regulatory Information Section	10
Added Table 10	12
Added Insulation Lifetime Section	16
Updated Outline Dimensions	18
Changes to Ordering Guide	18

2/06—Rev. B to Rev. C	
Updated Format	Universal
Added Note 1	1
Changes to Absolute Maximum Ratings	12
Changes to DC Correctness and Magnetic Field	
Immunity Section	15
9/04—Rev. A to Rev. B	
Changes to Table 5	10

#### 6/04—Rev. 0 to Rev. A

Changes to FormatUn	iversal
Changes to General Description	1
Changes to Electrical Characteristics-5 V Operation	3
Changes to Electrical Characteristics-3 V Operation	5
Changes to Electrical Characteristics—Mixed 5 V/3 V or	
3 V/5 V Operation	7

4/04—Revision 0: Initial Version

### **SPECIFICATION**

### ELECTRICAL CHARACTERISTICS—5 V, 105°C OPERATION

All voltages are relative to their respective ground;  $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ ,  $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}\text{C}$ ,  $V_{DD1} = V_{DD2} = 5 \text{ V}$ ; this does not apply to the ADuM1200W and ADuM1201W automotive grade products.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	IDDI (Q)		0.50	0.60	mA	
Output Supply Current per Channel, Quiescent	IDDO (Q)		0.19	0.25	mA	
ADuM1200 Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
VDD1 Supply Current	IDD1 (Q)		1.1	1.4	mA	DC to 1 MHz logic signal free
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.5	0.8	mA	DC to 1 MHz logic signal free
10 Mbps (BR and CR Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		4.3	5.5	mA	5 MHz logic signal freq.
VDD2 Supply Current	IDD2 (10)		1.3	2.0	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						
VDD1 Supply Current	IDD1 (25)		10	13	mA	12.5 MHz logic signal freq.
VDD2 Supply Current	I <sub>DD2 (25)</sub>		2.8	3.4	mA	12.5 MHz logic signal freq.
ADuM1201 Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		0.8	1.1	mA	DC to 1 MHz logic signal free
V <sub>DD2</sub> Supply Current	IDD2 (Q)		0.8	1.1	mA	DC to 1 MHz logic signal free
10 Mbps (BR and CR Grades Only)						
V <sub>DD1</sub> Supply Current	IDD1 (10)		2.8	3.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		2.8	3.5	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (25)</sub>		6.3	8.0	mA	12.5 MHz logic signal freq.
VDD2 Supply Current	DD2 (25)		6.3	8.0	mA	12.5 MHz logic signal freq.
For All Models						
Input Currents	IIA, IIB	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{IA}, V_{IB} \leq (V_{DD1} \text{ or } V_{DD2})$
Logic High Input Threshold	VIH	0.7 (V <sub>DD1</sub> or V <sub>DD2</sub> )			V	
Logic Low Input Threshold	VIL			0.3 (V <sub>DD1</sub> or V <sub>DD2</sub> )	V	
Logic High Output Voltages	Voah, Vobh	(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.1	5.0		V	$I_{\text{Ox}} = -20 \ \mu\text{A}, \ V_{\text{Ix}} = V_{\text{IxH}}$
		$(V_{DD1} \text{ or } V_{DD2}) - 0.5$	4.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	VOAL, VOBL		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$
5 1 5			0.04	0.1	V	$I_{Ox} = 400 \ \mu A$ , $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM120xAR						$C_L = 15 \text{ pF}$ , CMOS signal level
Minimum Pulse Width <sup>2</sup>	PW			1000	ns	
Maximum Data Rate <sup>3</sup>		1			Mbps	
Propagation Delay <sup>4</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50		150	ns .	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			40	ns	
Change vs. Temperature			11		ps/°C	
Propagation Delay Skew <sup>5</sup>	<b>t</b> <sub>PSK</sub>			100	ns	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Channel-to-Channel Matching <sup>6</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		10		ns	
ADuM120xBR						
Minimum Pulse Width <sup>2</sup>	PW			100	ns	
Maximum Data Rate <sup>3</sup>		10			Mbps	
Propagation Delay <sup>4</sup>	tphl, tplh	20		50	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	
Change vs. Temperature			5		ps/°C	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			15	ns	
Channel-to-Channel Matching				3		
Codirectional Channels <sup>6</sup>	t <sub>PSKCD</sub>				ns	
Opposing Directional Channels <sup>6</sup>	<b>t</b> pskod			15	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	
ADuM120xCR						
Minimum Pulse Width <sup>2</sup>	PW		20	40	ns	
Maximum Data Rate <sup>3</sup>		25	50		Mbps	
Propagation Delay <sup>4</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	20		45	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	
Change vs. Temperature			5		ps/°C	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			15	ns	
Channel-to-Channel Matching				3	ns	
Codirectional Channels <sup>6</sup>	t <sub>PSKCD</sub>					
Opposing Directional Channels <sup>6</sup>	<b>t</b> pskod			15	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	
For All Models						
Common-Mode Transient Immunity						
Logic High Output <sup>7</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} =$
						1000 V, transient magnitude = 800 V
Logic Low Output <sup>7</sup>	CML	25	35		kV/μs	$V_{lx} = 0 V, V_{CM} = 1000 V,$
	10mil	23	55		κτ/μ5	transient magnitude = 800 V
Refresh Rate	fr		1.2		Mbps	-
Dynamic Supply Current per Channel <sup>8</sup>						
Input	I <sub>DDI</sub> (D)		0.19		mA/ Mbps	
Output	Iddo (d)		0.05		mA/ Mbps	

<sup>1</sup> The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1200 and ADuM1201 channel configurations.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{7}$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

### ELECTRICAL CHARACTERISTICS—3 V, 105°C OPERATION

All voltages are relative to their respective ground;  $2.7 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$ ,  $2.7 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}\text{C}$ ,  $V_{DD1} = V_{DD2} = 3.0 \text{ V}$ ; this does not apply to ADuM1200W and ADuM1201W automotive grade products.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS	-	1				
Input Supply Current per Channel, Quiescent	IDDI (Q)		0.26	0.35	mA	
Output Supply Current per Channel, Quiescent	IDDO (Q)		0.11	0.20	mA	
ADuM1200 Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		0.6	1.0	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (Q)		0.2	0.6	mA	DC to 1 MHz logic signal freq
10 Mbps (BR and CR Grades Only)						
VDD1 Supply Current	IDD1 (10)		2.2	3.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		0.7	1.1	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (25)</sub>		5.2	7.7	mA	12.5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (25)		1.5	2.0	mA	12.5 MHz logic signal freq.
ADuM1201 Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	DD1 (O)		0.4	0.8	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (O)</sub>		0.4	0.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (BR and CR Grades Only)						5 5 1
V <sub>DD1</sub> Supply Current	DD1 (10)		1.5	2.2	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (10)		1.5	2.2	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						
V <sub>DD1</sub> Supply Current	DD1 (25)		-3.4		mA	12.5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (25)</sub>		3.4	4.8	mA	12.5 MHz logic signal freq.
For All Models						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub>	-10	+0.01	+10	μA	$0 \text{ V} \leq V_{IA}, V_{IB} \leq (V_{DD1} \text{ or } V_{DD2})$
Logic High Input Threshold	VIH	0.7 (V <sub>DD1</sub> or V <sub>DD2</sub> )			V	
Logic Low Input Threshold	VIL			0.3 (V <sub>DD1</sub> or V <sub>DD2</sub> )		
Logic High Output Voltages	Voah, Vobh	(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.1	3.0		v	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
		(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.5	2.8		v	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	VOAL, VOBL		0.0	0.1	v	$I_{0x} = 20 \ \mu A, V_{1x} = V_{1xL}$
			0.04	0.1	v	$I_{Ox} = 400 \ \mu A, V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM120xAR						C <sub>L</sub> = 15 pF, CMOS signal levels
Minimum Pulse Width <sup>2</sup>	PW			1000	ns	-
Maximum Data Rate <sup>3</sup>		1			Mbps	
Propagation Delay <sup>4</sup>	tphl, tplh	50		150	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			40	ns	
Change vs. Temperature			11		ps/°C	
Propagation Delay Skew <sup>5</sup>	tрsк			100	ns	
Channel-to-Channel Matching <sup>6</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		10		ns	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM120xBR						$C_L = 15 \text{ pF}$ , CMOS signal levels
Minimum Pulse Width <sup>2</sup>	PW			100	ns	
Maximum Data Rate <sup>3</sup>		10			Mbps	
Propagation Delay <sup>4</sup>	tphl, tplh	20		60	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	
Change vs. Temperature			5		ps/°C	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			22	ns	
Channel-to-Channel Matching						
Codirectional Channels <sup>6</sup>	<b>t</b> PSKCD			3	ns	
Opposing Directional Channels <sup>6</sup>	<b>t</b> <sub>PSKOD</sub>			22	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3.0		ns	
ADuM120xCR						
Minimum Pulse Width <sup>2</sup>	PW		20	40	ns	
Maximum Data Rate <sup>3</sup>		25	50		Mbps	
Propagation Delay <sup>4</sup>	tphl, tplh	20		55	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	
Change vs. Temperature			5		ps/°C	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			16	ns	
Channel-to-Channel Matching						
Codirectional Channels <sup>6</sup>	t <sub>PSKCD</sub>			3	ns	
Opposing Directional Channels <sup>6</sup>	<b>t</b> <sub>PSKOD</sub>			16	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3.0		ns	
For All Models						
Common-Mode Transient Immunity						
Logic High Output <sup>7</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V
Logic Low Output <sup>7</sup>	CML	25	35		kV/μs	$V_{lx} = 0 V$ , $V_{CM} = 1000 V$ , transient magnitude = 800 V
Refresh Rate	fr		1.1		Mbps	-
Dynamic Supply Current per Channel <sup>8</sup>						
Input	Iddi (d)		0.10		mA/ Mbps	
Output	I <sub>DDO (D)</sub>		0.03		mA/ Mbps	

<sup>1</sup> The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1200 and ADuM1201 channel configurations.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>7</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.</p>

### ELECTRICAL CHARACTERISTICS-MIXED 5 V/3 V OR 3 V/5 V, 105°C OPERATION

All voltages are relative to their respective ground; 5 V/3 V operation: 4.5 V  $\leq$  V<sub>DD1</sub>  $\leq$  5.5 V, 2.7 V  $\leq$  V<sub>DD2</sub>  $\leq$  3.6 V. 3 V/5 V operation: 2.7 V  $\leq$  V<sub>DD1</sub>  $\leq$  3.6 V, 4.5 V  $\leq$  V<sub>DD2</sub>  $\leq$  5.5 V; all minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted; all typical specifications are at T<sub>A</sub> = 25°C; V<sub>DD1</sub> = 3.0 V, V<sub>DD2</sub> = 5.0 V; or V<sub>DD1</sub> = 5.0 V, V<sub>DD2</sub> = 3.0 V; this does not apply to ADuM1200W and ADuM1201W automotive grade products.

Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions
DC SPECIFICATIONS	Symbol		176	Mux	onic	
Input Supply Current per Channel,	I <sub>DDI (Q)</sub>					
Quiescent			0.50	0.6		
5 V/3 V Operation			0.50	0.6	mA	
3 V/5 V Operation			0.26	0.35	mA	
Output Supply Current per Channel, Quiescent	DDO (Q)					
5 V/3 V Operation			0.11	0.20	mA	
3 V/5 V Operation			0.19	0.25	mA	
ADuM1200 Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	DD1 (Q)					
5 V/3 V Operation			1.1	1.4	mA	DC to 1 MHz logic signal free
3 V/5 V Operation			0.6	1.0	mA	DC to 1 MHz logic signal free
VDD2 Supply Current	I <sub>DD2 (Q)</sub>					
5 V/3 V Operation			0.2	0.6	mA	DC to 1 MHz logic signal free
3 V/5 V Operation			0.5	0.8	mA	DC to 1 MHz logic signal free
10 Mbps (BR and CR Grades Only)						
V <sub>DD1</sub> Supply Current	IDD1 (10)					
5 V/3 V Operation			4.3	5.5	mA	5 MHz logic signal freq.
3 V/5 V Operation			2.2	3.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>					5 5 1
5 V/3 V Operation	002(10)		0.7	1.1	mA	5 MHz logic signal freq.
3 V/5 V Operation			1.3	2.0	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						
V <sub>DD1</sub> Supply Current	DD1 (25)					
5 V/3 V Operation	1001 (23)		10	13	mA	12.5 MHz logic signal freq.
3 V/5 V Operation			5.2	7.7	mA	12.5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (25)		5.2	7.7	110.0	12.5 Miliziogie signa neg.
5 V/3 V Operation	IDD2 (25)		1.5	2.0	mA	12.5 MHz logic signal freq.
3 V/5 V Operation			2.8	3.4	mA	12.5 MHz logic signal freq.
ADuM1201 Total Supply Current,			2.0	5.4	IIIA	
Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	IDD1 (Q)					
5 V/3 V Operation			0.8	1.1	mA	DC to 1 MHz logic signal free
3 V/5 V Operation			0.4	0.8	mA	DC to 1 MHz logic signal free
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>					
5 V/3 V Operation			0.4	0.8	mA	DC to 1 MHz logic signal free
3 V/5 V Operation			0.8	1.1	mA	DC to 1 MHz logic signal free
10 Mbps (BR and CR Grades Only)						
V <sub>DD1</sub> Supply Current	IDD1 (10)					
5 V/3 V Operation			2.8	3.5	mA	5 MHz logic signal freq.
3 V/5 V Operation			1.5	2.2	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>					
5 V/3 V Operation			1.5	2.2	mA	5 MHz logic signal freq.
3 V/5 V Operation			2.8	3.5	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (25)</sub>					
5 V/3 V Operation			6.3	8.0	mA	12.5 MHz logic signal freq.
3 V/5 V Operation	1		3.4	4.8	mA	12.5 MHz logic signal freq.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
V <sub>DD2</sub> Supply Current	I <sub>DD2 (25)</sub>					
5 V/3 V Operation			3.4	4.8	mA	12.5 MHz logic signal freq.
3 V/5 V Operation			6.3	8.0	mA	12.5 MHz logic signal freq.
For All Models						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub>	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{\text{IA}}, V_{\text{IB}} \leq (V_{\text{DD1}} \text{ or } V_{\text{DD2}})$
Logic High Input Threshold	VIH	0.7 (V <sub>DD1</sub> or V <sub>DD2</sub> )			V	
Logic Low Input Threshold	VIL			0.3 ( $V_{DD1}$ or $V_{DD2}$ )	V	
Logic High Output Voltages	VOAH, VOBH	$(V_{DD1} \text{ or } V_{DD2}) - 0.1$	$V_{DD1} \text{ or } V_{DD2}$		V	$I_{\text{Ox}}=-20 \; \mu\text{A} \text{, } V_{\text{Ix}}=V_{\text{IxH}}$
		$(V_{DD1} \text{ or } V_{DD2}) - 0.5$	(V_{DD1} or V_{DD2}) - 0.2		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	VOAL, VOBL		0.0	0.1	V	$I_{\text{Ox}} = 20 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxL}}$
			0.04	0.1	V	$I_{\text{Ox}} = 400 \; \mu\text{A} \text{, } V_{\text{Ix}} = V_{\text{IxL}}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM120xAR						$C_L = 15 \text{ pF}$ , CMOS signal levels
Minimum Pulse Width <sup>2</sup>	PW			1000	ns	
Maximum Data Rate <sup>3</sup>		1			Mbps	
Propagation Delay <sup>4</sup>	tphl, tplh	50		150	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			40	ns	
Change vs. Temperature			11		ps/°C	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			50	ns	
Channel-to-Channel Matching <sup>6</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		10		ns	
ADuM120xBR						$C_L = 15 \text{ pF}$ , CMOS signal levels
Minimum Pulse Width <sup>2</sup>	PW			100	ns	
Maximum Data Rate <sup>3</sup>		10			Mbps	
Propagation Delay <sup>4</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	15		55	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	
Change vs. Temperature			5		ps/°C	
Propagation Delay Skew <sup>5</sup> $$	т <sub>РSК</sub>			22	ns	
Channel-to-Channel Matching						
Codirectional Channels <sup>6</sup>	<b>t</b> pskcd			3	ns	
Opposing Directional Channels <sup>6</sup>	<b>t</b> pskod			22	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>					
5 V/3 V Operation			3.0		ns	
3 V/5 V Operation			2.5		ns	
ADuM120xCR						$C_L = 15 \text{ pF}$ , CMOS signal levels
Minimum Pulse Width <sup>2</sup>	PW		20	40	ns	
Maximum Data Rate <sup>3</sup>		25	50		Mbps	
Propagation Delay <sup>4</sup>	tphl, tplh	20		50	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	
			5	5	ps/°C	
Change vs. Temperature	+		J	15	•	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			15	ns	
Channel-to-Channel Matching	+			2		
Codirectional Channels <sup>6</sup>	t <sub>PSKCD</sub>			3	ns	
Opposing Directional Channels <sup>6</sup>	t <sub>PSKOD</sub>			15	ns	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>					
5 V/3 V Operation			3.0		ns	
3 V/5 V Operation			2.5		ns	
For All Models						
Common-Mode Transient Immunity						
Logic High Output <sup>7</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V
Logic Low Output <sup>7</sup>	CM <sub>L</sub>	25	35		kV/µs	$V_{lx} = 0 V$ , $V_{CM} = 1000 V$ , transient magnitude = 800 V
Refresh Rate	fr					
5 V/3 V Operation			1.2		Mbps	
3 V/5 V Operation			1.1		Mbps	
Input Dynamic Supply Current per Channel <sup>8</sup>	I <sub>DDI (D)</sub>					
5 V/3 V Operation			0.19		mA/ Mbps	
3 V/5 V Operation			0.10		mA/ Mbps	
Output Dynamic Supply Current per Channel <sup>8</sup>	Iddo (d)					
5 V/3 V Operation			0.03		mA/ Mbps	
3 V/5 V Operation			0.05		mA/ Mbps	

<sup>1</sup> The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1200 and ADuM1201 channel configurations.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{7}$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

### **ELECTRICAL CHARACTERISTICS—5 V, 125°C OPERATION**

All voltages are relative to their respective ground;  $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ ,  $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}\text{C}$ ,  $V_{DD1} = V_{DD2} = 5 \text{ V}$ ; this applies to ADuM1200W and ADuM1201W automotive grade products.

Table 4	4.
---------	----

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	Iddi (Q)		0.50	0.60	mA	
Output Supply Current per Channel, Quiescent	I <sub>DDO (Q)</sub>		0.19	0.25	mA	
ADUM1200W, Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	IDD1 (Q)		1.1	1.4	mA	DC to 1 MHz logic signal free
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.5	0.8	mA	DC to 1 MHz logic signal free
10 Mbps (TRZ and URZ Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		4.3	5.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (10)		1.3	2.0	mA	5 MHz logic signal freq.
25 Mbps (URZ Grade Only)						5 5 1
V <sub>DD1</sub> Supply Current	IDD1 (25)		10	13	mA	12.5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2</sub> (25)		2.8	3.4	mA	12.5 MHz logic signal freq.
ADUM1201W, Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	IDD1 (Q)		0.8	1.1	mA	DC to 1 MHz logic signal free
V <sub>DD2</sub> Supply Current	IDD2 (Q)		0.8	1.1	mA	DC to 1 MHz logic signal free
10 Mbps (TRZ and URZ Grades Only)						
V <sub>DD1</sub> Supply Current	IDD1 (10)		2.8	3.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		2.8	3.5	mA	5 MHz logic signal freq.
25 Mbps (URZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (25)</sub>		6.3	8.0	mA	12.5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (25)</sub>		6.3	8.0	mA	12.5 MHz logic signal freq.
For All Models						
Input Currents	IIA, IIB	-10	+0.01	+10	μA	$0 \leq V_{IA}$ , $V_{IB} \leq (V_{DD1} \text{ or } V_{DD2})$
Logic High Input Threshold	VIH	0.7 (V <sub>DD1</sub> or V <sub>DD2</sub> )			v	
Logic Low Input Threshold	VIL			0.3 (V <sub>DD1</sub> or V <sub>DD2</sub> )	V	
Logic High Output Voltages	Vоан, Vовн	(V <sub>DD1</sub> or V <sub>DD2</sub> ) – 0.1	5.0		V	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
		(V <sub>DD1</sub> or V <sub>DD2</sub> ) – 0.5	4.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	VOAL, VOBL		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$
			0.04	0.1	V	$I_{Ox} = 400 \ \mu A, V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM120xWSRZ						$C_L = 15 \text{ pF}$ , CMOS signal levels
Minimum Pulse Width <sup>2</sup>	PW			1000	ns	
Maximum Data Rate <sup>3</sup>		1			Mbps	
Propagation Delay <sup>4</sup>	tphl, tplh	20		150	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			40	ns	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			100	ns	
Channel-to-Channel Matching <sup>6</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	
ADuM120xWTRZ						$C_L = 15 \text{ pF}$ , CMOS signal levels
Minimum Pulse Width <sup>2</sup>	PW			100	ns	
Maximum Data Rate <sup>3</sup>		10			Mbps	
Propagation Delay <sup>4</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	20		50	ns	

	T	1				
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	
Change vs. Temperature			5		ps/°C	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			15	ns	
Channel-to-Channel Matching						
Codirectional Channels <sup>6</sup>	<b>t</b> <sub>PSKCD</sub>			3	ns	
Opposing Directional Channels <sup>6</sup>	<b>t</b> pskod			15	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	
ADuM120xWURZ						C <sub>L</sub> = 15 pF, CMOS signal levels
Minimum Pulse Width <sup>2</sup>	PW		20	40	ns	
Maximum Data Rate <sup>3</sup>		25	50		Mbps	
Propagation Delay <sup>4</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	20		45	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	
Change vs. Temperature			5		ps/°C	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			15	ns	
Channel-to-Channel Matching						
Codirectional Channels <sup>6</sup>	<b>t</b> <sub>PSKCD</sub>			3	ns	
Opposing Directional Channels <sup>6</sup>	<b>t</b> pskod			15	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	
For All Models						
Common-Mode Transient Immunity						
Logic High Output <sup>7</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$
						transient magnitude = 800 V
Logic Low Output <sup>7</sup>	CM∟	25	35		kV/μs	$V_{1x} = 0 V, V_{CM} = 1000 V,$
						transient magnitude = 800 V
Refresh Rate	fr		1.2		Mbps	
Dynamic Supply Current per Channel <sup>8</sup>						
Input	IDDI (D)		0.19		mA/	
					Mbps	
Output	I <sub>DDO (D)</sub>		0.05		mA/ — — Mbps	

<sup>1</sup> The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total IDD1 and IDD2 supply currents as a function of data rate for ADuM1200W and ADuM1201W channel configurations.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

 $^{4}$  t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the v<sub>ix</sub> signal to the 50% level of the v<sub>ix</sub> signal.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{7}$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

### **ELECTRICAL CHARACTERISTICS—3 V, 125°C OPERATION**

All voltages are relative to their respective ground;  $3.0 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$ ,  $3.0 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$ . All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = V_{DD2} = 3.0 \text{ V}$ ; this applies to ADuM1200W and ADuM1201W automotive grade products.

#### Table 5.

0.11 0.6 0.2 2.2 0.7 5.2 1.5 0.4 0.4 0.4 0.4	0.35 0.20 1.0 0.6 3.4 1.1 7.7 2.0 0.8 0.8 0.8 2.2 2.2 4.8 4.8	mA mA mA mA mA mA mA mA mA mA mA	DC to 1 MHz logic signal freq DC to 1 MHz logic signal freq 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq. 12.5 MHz logic signal freq. DC to 1 MHz logic signal freq DC to 1 MHz logic signal freq. 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq. 12.5 MHz logic signal freq.
0.11 0.6 0.2 2.2 0.7 5.2 1.5 0.4 0.4 0.4 0.4	0.20 1.0 0.6 3.4 1.1 7.7 2.0 0.8 0.8 0.8 2.2 2.2 4.8	mA mA mA mA mA mA mA mA mA	DC to 1 MHz logic signal freq 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq. 12.5 MHz logic signal freq. DC to 1 MHz logic signal freq DC to 1 MHz logic signal freq. 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq.
0.6 0.2 2.2 0.7 5.2 1.5 0.4 0.4 0.4 0.4 1.5 8.4	1.0 0.6 3.4 1.1 7.7 2.0 0.8 0.8 0.8 2.2 2.2 4.8	mA mA mA mA mA mA mA mA	DC to 1 MHz logic signal freq 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq. 12.5 MHz logic signal freq. DC to 1 MHz logic signal freq DC to 1 MHz logic signal freq. 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq.
).2 2.2 ).7 5.2 1.5 ).4 ).4 ).4 ).4 ).4 ).4 ).5 ].5	0.6 3.4 1.1 7.7 2.0 0.8 0.8 0.8 2.2 2.2 4.8	mA mA mA mA mA mA mA mA	DC to 1 MHz logic signal freq 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq. 12.5 MHz logic signal freq. DC to 1 MHz logic signal freq DC to 1 MHz logic signal freq. 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq.
).2 2.2 ).7 5.2 1.5 ).4 ).4 ).4 ).4 ).4 ).4 ).5 ].5	0.6 3.4 1.1 7.7 2.0 0.8 0.8 0.8 2.2 2.2 4.8	mA mA mA mA mA mA mA mA	DC to 1 MHz logic signal freq 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq. 12.5 MHz logic signal freq. DC to 1 MHz logic signal freq DC to 1 MHz logic signal freq. 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq.
).2 2.2 ).7 5.2 1.5 ).4 ).4 ).4 ).4 ).4 ).4 ).5 ].5	0.6 3.4 1.1 7.7 2.0 0.8 0.8 0.8 2.2 2.2 4.8	mA mA mA mA mA mA mA mA	DC to 1 MHz logic signal freq 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq. 12.5 MHz logic signal freq. DC to 1 MHz logic signal freq DC to 1 MHz logic signal freq. 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq.
2.2 ).7 5.2 1.5 ).4 ).4 ).4 ).4 ].5 ].5	3.4 1.1 7.7 2.0 0.8 0.8 0.8 2.2 2.2 4.8	mA mA mA mA mA mA mA	<ul> <li>5 MHz logic signal freq.</li> <li>5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> <li>DC to 1 MHz logic signal freq.</li> <li>DC to 1 MHz logic signal freq.</li> <li>5 MHz logic signal freq.</li> <li>5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> </ul>
).7 5.2 1.5 ).4 ).4 1.5 5	1.1 7.7 2.0 0.8 0.8 2.2 2.2 4.8	mA mA mA mA mA mA	<ul> <li>5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> <li>DC to 1 MHz logic signal freq.</li> <li>DC to 1 MHz logic signal freq.</li> <li>5 MHz logic signal freq.</li> <li>5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> </ul>
).7 5.2 1.5 ).4 ).4 1.5 5	1.1 7.7 2.0 0.8 0.8 2.2 2.2 4.8	mA mA mA mA mA mA	<ul> <li>5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> <li>DC to 1 MHz logic signal freq DC to 1 MHz logic signal freq</li> <li>5 MHz logic signal freq.</li> <li>5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> </ul>
5.2 1.5 0.4 0.4 1.5 1.5 3.4	7.7 2.0 0.8 0.8 2.2 2.2 4.8	mA mA mA mA mA	<ul> <li>5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> <li>DC to 1 MHz logic signal freq.</li> <li>DC to 1 MHz logic signal freq.</li> <li>5 MHz logic signal freq.</li> <li>5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> </ul>
).4 ).4 ).5 1.5 3.4	2.0 0.8 0.8 2.2 2.2 4.8	mA mA mA mA mA	<ul> <li>12.5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> <li>DC to 1 MHz logic signal freq.</li> <li>DC to 1 MHz logic signal freq.</li> <li>5 MHz logic signal freq.</li> <li>5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> </ul>
).4 ).4 ).5 1.5 3.4	2.0 0.8 0.8 2.2 2.2 4.8	mA mA mA mA mA	<ul> <li>12.5 MHz logic signal freq.</li> <li>DC to 1 MHz logic signal freq</li> <li>DC to 1 MHz logic signal freq</li> <li>5 MHz logic signal freq.</li> <li>5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> </ul>
).4 ).4 1.5 1.5	0.8 0.8 2.2 2.2 4.8	mA mA mA mA	<ul> <li>12.5 MHz logic signal freq.</li> <li>DC to 1 MHz logic signal freq</li> <li>DC to 1 MHz logic signal freq</li> <li>5 MHz logic signal freq.</li> <li>5 MHz logic signal freq.</li> <li>12.5 MHz logic signal freq.</li> </ul>
).4 ).4 1.5 1.5	0.8 0.8 2.2 2.2 4.8	mA mA mA mA	DC to 1 MHz logic signal free DC to 1 MHz logic signal free 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq.
).4 1.5 1.5 3.4	0.8 2.2 2.2 4.8	mA mA mA mA	DC to 1 MHz logic signal free 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq.
).4 1.5 1.5 3.4	0.8 2.2 2.2 4.8	mA mA mA mA	DC to 1 MHz logic signal free 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq.
I.5 I.5 3.4	2.2 2.2 4.8	mA mA mA	DC to 1 MHz logic signal free 5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq.
l.5 8.4	2.2 4.8	mA mA	5 MHz logic signal freq. 5 MHz logic signal freq. 12.5 MHz logic signal freq.
l.5 8.4	2.2 4.8	mA mA	5 MHz logic signal freq. 12.5 MHz logic signal freq.
3.4	4.8	mA	5 MHz logic signal freq. 12.5 MHz logic signal freq.
3.4	4.8	mA	
			5 5 1
+0.01	+10	μA	$0 \leq V_{IA}, V_{IB}, \leq (V_{DD1} \text{ or } V_{DD2})$
		V	,,,
	0.3 (V <sub>DD1</sub> or V <sub>DD2</sub> )		
3.0	,	v	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
2.8		v	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
	0.1	v	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
		v	$I_{0x} = 400 \ \mu A, \ V_{1x} = V_{1xL}$
		v	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
		-	
			$C_L = 15 \text{ pF}$ , CMOS signal levels
	1000	ns	
	1000		
	150	•	
~		115	$C_L = 15 \text{ pF}$ , CMOS signal levels
	100	ns	
	100		
	60		
	5		
		nc/°C	
C	0.04 0.2 10	0.2 0.4 1000 150 40 100 50 10 100 60 3	0.2 0.4 V 1000 ns Mbps 150 ns 40 ns 100 ns 50 ns 10 ns 100 ns 60 ns

			-			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Channel-to-Channel Matching						
Codirectional Channels <sup>6</sup>	<b>t</b> pskcd			3	ns	
Opposing Directional Channels <sup>6</sup>	t <sub>PSKOD</sub>			22	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3.0		ns	
ADuM120xWCR						$C_L = 15 \text{ pF}$ , CMOS signal levels
Minimum Pulse Width <sup>2</sup>	PW		20	40	ns	
Maximum Data Rate <sup>3</sup>		25	50		Mbps	
Propagation Delay <sup>4</sup>	tphl, tplh	20		55	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	
Change vs. Temperature			5		ps/°C	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			16	ns	
Channel-to-Channel Matching						
Codirectional Channels <sup>6</sup>	<b>t</b> <sub>PSKCD</sub>			3	ns	
Opposing Directional Channels <sup>6</sup>	<b>t</b> <sub>PSKOD</sub>			16	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3.0		ns	
For All Models						
Common Mode Transient Immunity						
Logic High Output <sup>7</sup>	CM <sub>H</sub>	25	35		kV/µs	$V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Logic Low Output <sup>7</sup>	CM∟	25	35		kV/μs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr		1.1		Mbps	_
Dynamic Supply Current per Channel <sup>8</sup>						
Input	I <sub>DDI (D)</sub>		0.10		mA/	
					Mbps	
Output	I <sub>DDO (D)</sub>		0.03		mA/ Mbps	

<sup>1</sup> The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total lpD1 and lDD2 supply currents as a function of data rate for ADuM1200W and ADuM1201W channel configurations.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.

<sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{7}$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

### ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V, 125°C OPERATION

All voltages are relative to their respective ground; 5 V/3 V operation:  $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ ,  $3.0 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$ . 3 V/5 V operation; all minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}\text{C}$ ;  $V_{DD1} = 5.0 \text{ V}$ ,  $V_{DD2} = 3.0 \text{ V}$ ; this applies to ADuM1200W and ADuM1201W automotive grade products.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS			<i>,</i> ,			
Input Supply Current, per Channel Quiescent	I <sub>DDI (Q)</sub>		0.50	0.6	mA	
Output Supply Current, per Channel Quiescent	I <sub>DDO (Q)</sub>		0.11	0.20	mA	
ADUM1200W, Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	IDD1 (Q)		1.1	1.4	mA	DC to 1 MHz logic signal freq
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.2	0.6	mA	DC to 1 MHz logic signal freq
10 Mbps (TRZ and URZ Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		4.3	5.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (10)		0.7	1.1	mA	5 MHz logic signal freq.
25 Mbps (URZ Grade Only)						5 5 1
V <sub>DD1</sub> Supply Current	DD1 (25)		10	13	mA	12.5 MHz logic signal free
V <sub>DD2</sub> Supply Current	DD2 (25)		1.5	2.0	mA	12.5 MHz logic signal free
ADUM1201W, Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	IDD1 (Q)		0.8	1.1	mA	DC to 1 MHz logic signal free
V <sub>DD2</sub> Supply Current	DD2 (Q)		0.4	0.8	mA	DC to 1 MHz logic signal free
10 Mbps (TRZ and URZ Grades Only)						
V <sub>DD1</sub> Supply Current	IDD1 (10)		2.8	3.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (10)		1.5	2.2	mA	5 MHz logic signal freq.
25 Mbps (URZ Grade Only)						5 5 1
V <sub>DD1</sub> Supply Current	I <sub>DD1 (25)</sub>		6.3	8.0	mA	12.5 MHz logic signal free
V <sub>DD2</sub> Supply Current	DD2 (25)		3.4	4.8	mA	12.5 MHz logic signal free
For All Models						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub>	-10	+0.01	+10	μA	$0 \leq V_{IA}, V_{IB} \leq (V_{DD1} \text{ or } V_{DD2})$
Logic High Input Threshold	VIH	0.7 (V <sub>DD1</sub> or V <sub>DD2</sub> )			v	
Logic Low Input Threshold	VIL			0.3 (VDD1 or VDD2)	v	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub>	(V <sub>DD1</sub> or V <sub>DD2</sub> ) – 0.1	$V_{DD1}$ or $V_{DD2}$		v	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
		(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.5	(V <sub>DD1</sub> or V <sub>DD2</sub> ) – 0.2		v	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	VOAL, VOBL		0.0	0.1	v	$I_{0x} = 20 \ \mu A, V_{1x} = V_{1xL}$
			0.04	0.1	v	$I_{0x} = 400 \ \mu A, V_{1x} = V_{1xL}$
			0.2	0.4	v	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM120xWSRZ						$C_L = 15  \text{pF}$ , CMOS signal leve
Minimum Pulse Width <sup>2</sup>	PW			1000	ns	
Maximum Data Rate <sup>3</sup>		1			Mbps	
Propagation Delay <sup>4</sup>	tphl, tplh	50		150	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			40	ns	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			50	ns	
Channel-to-Channel Matching <sup>6</sup>	tpskcd/ tpskod			50	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		10		ns	
ADuM120xWTRZ						$C_L = 15  \text{pF}$ , CMOS signal leve
Minimum Pulse Width <sup>2</sup>	PW			100	ns	
Maximum Data Rate <sup>3</sup>		10			Mbps	
Propagation Delay <sup>4</sup>	tphl, tplh	15		55	ns .	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD		<i>,</i> ,	3	ns	
Change vs. Temperature			5		ps/°C	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			22	ns	
Channel-to-Channel Matching						
Codirectional Channels <sup>6</sup>	t <sub>PSKCD</sub>			3	ns	
Opposing Directional Channels <sup>6</sup>	<b>t</b> <sub>PSKOD</sub>			22	ns	
Output Rise/Fall Time(10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3.0		ns	
ADuM120xWURZ						$C_L = 15  \text{pF}$ , CMOS signal levels
Minimum Pulse Width <sup>2</sup>	PW		20	40	ns	
Maximum Data Rate <sup>3</sup>		25	50		Mbps	
Propagation Delay <sup>4</sup>	tphl, tplh	20		50	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	
Change vs. Temperature			5		ps/°C	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			15	ns	
Channel-to-Channel Matching						
Codirectional Channels <sup>6</sup>	t <sub>PSKCD</sub>			3	ns	
Opposing Directional Channels <sup>6</sup>	<b>t</b> pskod			15	ns	
Output Rise/Fall Time(10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3.0		ns	
For All Models						
Common-Mode Transient Immunity						
Logic High Output <sup>7</sup>	CM <sub>H</sub>	25	35		kV/µs	$V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Logic Low Output <sup>7</sup>	CM∟	25	35		kV/µs	$V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr		1.2		Mbps	
Dynamic Supply Current per Channel <sup>8</sup>						
Input	I <sub>DDI (D)</sub>		0.19		mA/ Mbps	
Output	- I <sub>DDO (D)</sub>		- 0.03		-mA/ Mbps	

<sup>1</sup> The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total I<sub>DD1</sub> and I<sub>DD2</sub> supply currents as a function of data rate for ADuM1200W and ADuM1201W channel configurations.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.

<sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>7</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

### ELECTRICAL CHARACTERISTICS—MIXED 3 V/5 V, 125°C OPERATION

All voltages are relative to their respective ground;  $3.0 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$ ,  $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}\text{C}$ ;  $V_{DD1} = 3.0 \text{ V}$ ,  $V_{DD2} = 5.0 \text{ V}$ ; this applies to ADuM1200W and ADuM1201W automotive grade products.

#### Table 7.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	Iddi (Q)		0.26	0.35	mA	
Output Supply Current per Channel, Quiescent	I <sub>DDO (Q)</sub>		0.19	0.25	mA	
ADUM1200W, Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	IDD1 (Q)		0.6	1.0	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current 10 Mbps (TRZ and URZ Grades Only)	I <sub>DD2 (Q)</sub>		0.5	0.8	mA	DC to 1 MHz logic signal freq.
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		2.2	3.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD1 (10)		1.3	2.0	mA	5 MHz logic signal freq.
25 Mbps (URZ Grade Only)	1002 (10)		1.5	2.0	110.	5 miliziogie signa neq.
V <sub>DD1</sub> Supply Current	IDD1 (25)		5.2	7.7	mA	12.5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (25)</sub>		2.8	3.4	mA	12.5 MHz logic signal freq.
ADUM1201W, Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
VDD1 Supply Current	IDD1 (Q)		0.4	0.8	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (Q)		0.8	1.1	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRZ and URZ Grades Only)						
V <sub>DD1</sub> Supply Current	DD1 (10)		1.5	2.2	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		2.8	3.5	mA	5 MHz logic signal freq.
25 Mbps (URZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (25)</sub>		3.4	4.8	mA	12.5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (25)		6.3	8.0	mA	12.5 MHz logic signal freq.
For All Models						
Input Currents	IIA, IIB	-10	+0.01	+10	μΑ	$0 \leq V_{IA}, V_{IB} \leq (V_{DD1} \text{ or } V_{DD2})$
Logic High Input Threshold	VIH	0.7 (V <sub>DD1</sub> or V <sub>DD2</sub> )			V	
Logic Low Input Threshold	VIL			0.3 (V <sub>DD1</sub> or V <sub>DD2</sub> )	V	
Logic High Output Voltages	Vоан, Vовн	(V <sub>DD1</sub> or V <sub>DD2</sub> ) – 0.1	$V_{DD1} \text{ or } V_{DD2}$		V	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
		(V <sub>DD1</sub> or V <sub>DD2</sub> ) – 0.5	$(V_{DD1} \text{ or } V_{DD2}) - 0.2$		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	Voal, Vobl		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$
			0.04	0.1	V	$I_{Ox} = 400 \ \mu\text{A}, \ V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS ADuM120xWSRZ						$C_L = 15  \text{pF}$ , CMOS signal levels
Minimum Pulse Width <sup>2</sup>	PW			1000	ns	
Maximum Data Rate <sup>3</sup>		1			Mbps	
Propagation Delay <sup>4</sup>	tphl, tplh	50		150	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			40	ns	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			50	ns	
Channel-to-Channel Matching <sup>6</sup>	t <sub>PSKCD/</sub> t <sub>PSKOD</sub>			50	ns	
Output Rise/Fall Time (10% to 90%) ADuM120xWTRZ	t <sub>R</sub> /t <sub>F</sub>		10		ns	C∟= 15 pF, CMOS signal levels
Minimum Pulse Width <sup>2</sup>	PW			100	ns	
Maximum Data Rate <sup>3</sup>		10			Mbps	
Propagation Delay <sup>4</sup>	tphl, tplh	15		55	ns	

	1	1				1
Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	
Change vs. Temperature			5		ps/°C	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			22	ns	
Channel-to-Channel Matching						
Codirectional Channels <sup>6</sup>	t <sub>PSKCD</sub>			3	ns	
Opposing Directional Channels <sup>6</sup>	<b>t</b> <sub>PSKOD</sub>			22	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	
ADuM120xWURZ						$C_L = 15 \text{ pF}$ , CMOS signal levels
Minimum Pulse Width <sup>2</sup>	PW		20	40	ns	
Maximum Data Rate <sup>3</sup>		25	50		Mbps	
Propagation Delay <sup>4</sup>	tphl, tplh	20		50	ns	
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	
Change vs. Temperature			5		ps/°C	
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			15	ns	
Channel-to-Channel Matching						
Codirectional Channels <sup>6</sup>	t <sub>PSKCD</sub>			3	ns	
Opposing Directional Channels <sup>6</sup>	<b>t</b> <sub>PSKOD</sub>			15	ns	
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	
For All Models						
Common-Mode Transient Immunity						
Logic High Output <sup>7</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Logic Low Output <sup>7</sup>	CML	25	35		kV/μs	$V_{lx} = 0 V$ , $V_{CM} = 1000 V$ , transient magnitude = 800 V
Refresh Rate	fr		1.1		Mbps	-
Input Dynamic Supply Current per Channel <sup>8</sup>	I <sub>DDI (D)</sub>		0.10		mA/ Mbps	
Output Dynamic Supply Current per Channel <sup>8</sup>	I <sub>DDO (D)</sub>		0.05		mA/ Mbps	

<sup>1</sup> The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total I<sub>DD1</sub> and I<sub>DD2</sub> supply currents as a function of data rate for ADuM1200W and ADuM1201W channel configurations.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{7}$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

### PACKAGE CHARACTERISTICS

#### Table 8.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-to-Output) <sup>1</sup>	Ri-o		10 <sup>12</sup>		Ω	
Capacitance (Input-to-Output) <sup>1</sup>	CI-O		1.0		рF	f = 1 MHz
Input Capacitance	Cı		4.0		pF	
IC Junction-to-Case Thermal Resistance, Side 1	θ <sub>JCI</sub>		46		°C/W	Thermocouple located at center of package underside
IC Junction-to-Case Thermal Resistance, Side 2	θιςο		41		°C/W	

<sup>1</sup> The device is considered a 2-terminal device; Pin 1, Pin, 2, Pin 3, and Pin 4 are shorted together, and Pin 5, Pin 6, Pin 7, and Pin 8 are shorted together.

### **REGULATORY INFORMATION**

The ADuM1200/ADuM1201 and ADuM1200W/ADuM1201W are approved by the organizations listed in Table 9; refer to Table 14 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

#### Table 9.

UL	CSA	VDE
Recognized Under 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice #5A. Approval pending for ADuM1200W/ADuM1201W automotive 125°C temperature grade.	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 <sup>2</sup>
Single/Basic 2500 V rms Isolation Voltage	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (566 peak) maximum working voltage	Reinforced insulation, 560 V peak
	Functional insulation per CSA 60950-1-03 and IEC 60950-1, 800 V rms (1131 V peak) maximum working voltage	
File E214100	File 205078	File 2471900-4880-0001

<sup>1</sup> In accordance with UL 1577, each ADuM120x is proof tested by applying an insulation test voltage  $\geq$  3000 V rms for 1 second (current leakage detection limit = 5  $\mu$ A). <sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM120x is proof tested by applying an insulation test voltage  $\geq$ 1050 V peak for 1 sec (partial discharge detection limit = 5  $\mu$ A).

limit = 5 pC). The \* marking branded on the component designates DIN V VDE V 0884-10 approval.

### INSULATION AND SAFETY-RELATED SPECIFICATIONS

#### Table 10.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1 minute duration
Minimum External Air Gap (Clearance)	L(I01)	4.90 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(102)	4.01 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

### DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 INSULATION CHARACTERISTICS

This isolator is suitable for reinforced isolation, only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. Note that the \* marking on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			l to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	560	V peak
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{PR}$ , 100% production test, t <sub>m</sub> = 1 second, partial discharge < 5 pC	Vpr	1050	V peak
Input-to-Output Test Voltage, Method A	$V_{IORM} \times 1.6 = V_{PR}$ , $t_m = 60$ seconds, partial discharge < 5 pC	Vpr		
After Environmental Tests Subgroup 1			896	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$ , $t_m = 60$ seconds, partial discharge < 5 pC		672	V peak
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ seconds	V <sub>TR</sub>	4000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure (see Figure 3)			
Case Temperature		Ts	150	°C
Side 1 Current		I <sub>S1</sub>	160	mA
Side 2 Current		I <sub>S2</sub>	170	mA
Insulation Resistance at Ts	$V_{IO} = 500 V$	Rs	>109	Ω




Figure 3. Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature per DIN V VDE V 0884-10

### **RECOMMENDED OPERATING CONDITIONS**

Table 12.	
Parameter	Rating
Operating Temperature (T <sub>A</sub> ) <sup>1</sup>	-40°C to +105°C
Operating Temperature (T <sub>A</sub> ) <sup>2</sup>	-40°C to +125°C
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>1, 3</sup>	2.7 V to 5.5 V
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>2, 3</sup>	3.0 V to 5.5 V
Input Signal Rise and Fall Times	1.0 ms

<sup>1</sup> Does not apply to ADuM1200W and ADuM1201W automotive grade products.

<sup>2</sup> Applies to ADuM1200W and ADuM1201W automotive grade products.

<sup>3</sup> All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

## **ABSOLUTE MAXIMUM RATINGS**

Ambient temperature = 25°C, unless otherwise noted.

#### Table 13.

Parameter	Rating		
Storage Temperature (T <sub>ST</sub> )	−55°C to +150°C		
Ambient Operating Temperature (T <sub>A</sub> ) <sup>1</sup>	–40°C to +105°C		
Ambient Operating Temperature $(T_A)^2$	–40°C to +125°C		
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>3</sup>	–0.5 V to +7.0 V		
Input Voltages (V <sub>IA</sub> , V <sub>IB</sub> ) <sup>3, 4</sup>	-0.5 V to V <sub>DDI</sub> + 0.5 V		
Output Voltages (V <sub>OA</sub> , V <sub>OB</sub> ) <sup>3, 4</sup>	-0.5 V to V <sub>DDO</sub> + 0.5 V		
Average Output Current per Pin $(I_0)^5$	–11 mA to +11 mA		
Common-Mode Transients (CM <sub>L</sub> , CM <sub>H</sub> ) <sup>6</sup>	–100 kV/μs to +100 kV/μs		

<sup>1</sup> Does not apply to ADuM1200W and ADuM1200W automotive grade products.

<sup>2</sup> Applies to ADuM1200W and ADuM1201W automotive grade products.

 $^3$  All voltages are relative to their respective ground.  $^4$  V\_{DDI} and V\_{DDO} refer to the supply voltages on the input and output sides of a

given channel, respectively.

<sup>5</sup> See Figure 3 for maximum rated current values for various temperatures.

<sup>6</sup> Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings can cause latch-up or permanent damage. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter	Max	Unit	Constraint
AC Voltage, Bipolar Waveform AC Voltage, Unipolar Waveform	565	V peak	50-year minimum lifetime
Functional Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1
Basic Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884- 10
DC Voltage			
Functional Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1
Basic In <u>su</u> lati <u>on</u>	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884- 10

#### Table 14. Maximum Continuous Working Voltage<sup>1</sup>

<sup>1</sup>Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

#### ESD CAUTION



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**




Figure 4. ADuM1200 Pin Configuration

#### Table 15. ADuM1200 Pin Function Descriptions

Pin		
No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1.
2	VIA	Logic Input A.
3	VIB	Logic Input B.
4	GND <sub>1</sub>	Ground 1. Ground Reference for Isolator Side 1.
5	GND <sub>2</sub>	Ground 2. Ground Reference for Isolator Side 2.
6	Vob	Logic Output B.
7	VOA	Logic Output A.
8	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2.

#### Table 17. ADuM1200 Truth Table (Positive Logic)

$\begin{array}{c c} V_{DD1} & 1 \\ V_{OA} & 2 \\ V_{IB} & 3 \\ GND_1 & 4 \end{array} \begin{array}{c} 8 & V_{DD2} \\ \hline 7 & V_{IA} \\ \hline 0 & VIEW \\ (Not \ to \ Scale) \\ \hline 5 & GND_2 \end{array} \begin{array}{c} 0 \\ \hline 5 \\ \hline 0 $	04642-005
--	-----------

Figure 5. ADuM1201 Pin Configuration

Table 16.	ADuM1201	Pin	Function	Descriptions
-----------	----------	-----	----------	--------------

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1.
2	VOA	Logic Output A.
3	V <sub>IB</sub>	Logic Input B.
4	GND <sub>1</sub>	Ground 1. Ground Reference for Isolator Side 1.
5	GND <sub>2</sub>	Ground 2. Ground Reference for Isolator Side 2.
6	Vob	Logic Output B.
7	VIA	Logic Input A.
8	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2.

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	V <sub>OA</sub> Output	V <sub>OB</sub> Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	н	L	
L	н	Powered	Powered	L	Н	
Х	Х	Unpowered	Powered	H	H	Outputs return to the input state within 1 $\mu$ s of V <sub>DDI</sub> power restoration.
Х	Х	Powered	Unpowered	Indeterminate	Indeterminate	Outputs return to the input state within 1 $\mu$ s of V <sub>DDO</sub> power restoration.

#### Table 18. ADuM1201 Truth Table (Positive Logic)

VIA Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	Voa Output	Vob Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	н	L	
L	н	Powered	Powered	L	н	
Х	х	Unpowered	Powered	Indeterminate	н	Outputs return to the input state within 1 $\mu$ s of V <sub>DD1</sub> power restoration.
Х	х	Powered	Unpowered	н	Indeterminate	Outputs return to the input state within 1 $\mu$ s of V <sub>DDO</sub> power restoration.

## **TYPICAL PERFORMANCE CHARACTERISTICS**






Figure 6. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation








Figure 8. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 9. Typical ADuM1200 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 10. Typical ADuM1200 V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation





Figure 11. Typical ADuM1201  $V_{DD1}$  or  $V_{DD2}$  Supply Current vs. Data Rate for 5 V and 3 V Operation

## APPLICATIONS INFORMATION **PCB LAYOUT**

The ADuM120x digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins. The capacitor value should be between 0.01  $\mu$ F and 0.1  $\mu$ F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm.

### **PROPAGATION DELAY-RELATED PARAMETERS**

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a Logic low output can differ from the propagation delay to a Logic high output.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM120x component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM120x components operating under the same conditions.

### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input send narrow (~1 ns) pulses to the decoder via the transformer. The decoder is bistable and is therefore either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than ~1 µs at the input, a periodic set of refresh pulses indicative of the correct input state is sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than about 5 µs, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 17 and Table 18) by the watchdog timer circuit.

The ADuM120x are extremely immune to external magnetic fields. The limitation on the magnetic field immunity of the ADuM120x is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM120x is examined because it represents the most susceptible mode of operation.


The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

 $V = (-d\beta/dt)\Sigma\prod r_n^2; n = 1, 2, \dots, N$ 

where


 $\beta$  is the magnetic flux density (gauss). *N* is the number of turns in the receiving coil.  $r_n$  is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM120x and an imposed requirement that the induced voltage be 50% at most of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 13.



For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and has the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM120x transformers. Figure 14 expresses these allowable current magnitudes as a function of frequency for selected distances. As seen, the ADuM120x are extremely immune and can be affected only by extremely large currents operating very close to the component at a high frequency. For the 1 MHz example, a 0.5 kA current would have to be placed 5 mm away from the ADuM120x to affect the operation of the component.



Note that, at combinations of strong magnetic fields and high frequencies, any loops formed by PCB traces can induce sufficiently large error voltages to trigger the threshold of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

### **POWER CONSUMPTION**

The supply current at a given channel of the ADuM120x isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$I_{DDI} = I_{DDI(Q)}$	$f \le 0.5 f_r$
$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$	$f > 0.5 f_r$

For each output channel, the supply current is given by

$I_{DDO} = I_{DDO(Q)}$	$f \le 0.5 f_r$
$I_{DDO} = (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L V_{DDO}) \times$	$\langle (2f - f_r) + I_{DDO(Q)} \rangle$
	$f > 0.5 f_r$

where:

 $I_{DDI(D)}$ ,  $I_{DDO(D)}$  are the input and output dynamic supply currents per channel (mA/Mbps).

 $C_L$  is the output load capacitance (pF).

 $V_{DDO}$  is the output supply voltage (V).

*f* is the input logic signal frequency (MHz, half of the input data rate, NRZ signaling).

 $f_r$  is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

To calculate the total  $I_{DD1}$  and  $I_{DD2}$  supply currents, the supply currents for each input and output channel corresponding to  $I_{DD1}$  and  $I_{DD2}$  are calculated and totaled. Figure 6 and Figure 7 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 8 provides perchannel supply current as a function of data rate for a 15 pF output condition. Figure 9 through Figure 11 provide total  $V_{\rm DD1}$  and  $V_{\rm DD2}$  supply current as a function of data rate for ADuM1200 and ADuM1201 channel configurations.

### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM120x.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 14 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM120x depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 15, Figure 16, and Figure 17 illustrate these different isolation voltage waveforms, respectively.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower, which allows operation at higher working voltages yet still achieves a 50-year service life. The working voltages listed in Table 14 can be applied while maintaining the 50-year minimum lifetime provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross insulation voltage waveform that does not conform to Figure 16 or Figure 17 is to be treated as a bipolar ac waveform, and its peak voltage is to be limited to the 50-year lifetime voltage value listed in Table 14.

Note that the voltage presented in Figure 16 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.

## RATED PEAK VOLTAGE ٥v

Figure 15. Bipolar AC Waveform

RATED PEAK VOLTAGE 4642-022 ٥٧

Figure 16. Unipolar AC Waveform

#### RATED PEAK VOLTAGE

٥V


### Figure 17. DC Waveform

04642-023

### **AUTOMOTIVE PRODUCTS**

The ADuM1200W and ADuM1201W products are qualified per AEC-Q100 for use in automotive applications. Custom variants of these products may be available to meet stringent automotive performance and quality requirements. For more information, please contact your local ADI sales representative.

## **OUTLINE DIMENSION**



#### **ORDERING GUIDE**

Model	Number of Inputs, V <sub>DD1</sub> Side	Number of Inputs, V <sub>DD2</sub> Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Pulse Width Distortion (ns)	Temperature Range (°C)	Package Option <sup>1</sup>
ADuM1200AR	2	0	1	150	40	-40 to +105	R-8
ADuM1200AR-RL7	2	0	1	150	40	-40 to +105	R-8
ADuM1200ARZ <sup>2</sup>	2	0	1	150	40	-40 to +105	R-8
ADuM1200ARZ-RL7 <sup>2</sup>	2	0	1	150	40	-40 to +105	R-8
ADuM1200BR	2	0	10	50	3	-40 to +105	R-8
ADuM1200BR-RL7	2	0	10	50	3	-40 to +105	R-8
ADuM1200BRZ <sup>2</sup>	2	0	10	50	3	-40 to +105	R-8
ADuM1200BRZ-RL7 <sup>2</sup>	2	0	10	50	3	-40 to +105	R-8
ADuM1200CR	2	0	25	45	3	-40 to +105	R-8
ADuM1200CR-RL7	2	0	25	45	3	-40 to +105	R-8
ADuM1200CRZ <sup>2</sup>	2	0	25	45	3	-40 to +105	R-8
ADuM1200CRZ-RL7 <sup>2</sup>	2	0	25	45	3	-40 to +105	R-8
ADuM1200WSRZ <sup>2</sup>	2	0	1	150	40	-40 to +125	R-8
ADUM1200WSRZ-RL7 <sup>2</sup>	2	0	1	150	40	-40 to +125	R-8
ADuM1200WTRZ <sup>2</sup>	2	0	10	50	3	-40 to +125	R-8
ADuM1200WTRZ-RL7 <sup>2</sup>	2	0	10	50	3	-40 to +125	R-8
ADUM1200WURZ <sup>2</sup>	2	0	25	45	3	-40 to +125	R-8
ADUM1200WURZ-RL7 <sup>2</sup>	2	0	25	45	3	-40 to +125	R-8
ADuM1201AR	1	1	1	150	40	-40 to +105	R-8
ADuM1201AR-RL7	1	1	1	150	40	-40 to +105	R-8
ADuM1201ARZ <sup>2</sup>	1	1	1	150	40	-40 to +105	R-8
ADuM1201ARZ-RL7 <sup>2</sup>	1	1	1	150	40	-40 to +105	R-8
ADuM1201BR	1	1	10	50	3	-40 to +105	R-8
ADuM1201BR-RL7	1	1	10	50	3	-40 to +105	R-8
ADuM1201BRZ <sup>2</sup>	1	1	10	50	3	-40 to +105	R-8
ADuM1201BRZ-RL7 <sup>2</sup>	1	1	10	50	3	-40 to +105	R-8
ADuM1201CR	1	1	25	45	3	-40 to +105	R-8
ADuM1201CR-RL7	1	1	25	45	3	-40 to +105	R-8

Model	Number of Inputs, V <sub>DD1</sub> Side	Number of Inputs, V <sub>DD2</sub> Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Pulse Width Distortion (ns)	Temperature Range (°C)	Package Option <sup>1</sup>
ADuM1201CRZ <sup>2</sup>	1	1	25	45	3	-40 to +105	R-8
ADuM1201CRZ-RL7 <sup>2</sup>	1	1	25	45	3	-40 to +105	R-8
ADuM1201WSRZ <sup>2</sup>	1	1	1	150	40	-40 to +125	R-8
ADUM1201WSRZ-RL7 <sup>2</sup>	1	1	1	150	40	-40 to +125	R-8
ADuM1201WTRZ <sup>2</sup>	1	1	10	50	3	-40 to +125	R-8
ADuM1201WTRZ-RL7 <sup>2</sup>	1	1	10	50	3	-40 to +125	R-8
ADUM1201WURZ <sup>2</sup>	1	1	25	45	3	-40 to +125	R-8
ADUM1201WURZ-RL7 <sup>2</sup>	1	1	25	45	3	-40 to +125	R-8

<sup>1</sup> R-8 = 8-lead narrow-body SOIC\_N. <sup>2</sup> Z = RoHS Compliant Part.

©2004–2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04642-0-9/08(G)



www.analog.com

Rev. G | Page 28 of 28