

# Rail-to-Rail Output 215MHz, 1.1nV/√Hz Op Amp/SAR ADC Driver

# DESCRIPTION

The LT®6236/LT6237 are single/dual low noise, rail-to-rail output op amps that feature 1.1nV/ $\sqrt{\text{Hz}}$  input referred noise voltage density and draw only 3.5mA of supply current per amplifier. These amplifiers combine very low noise and supply current with a 215MHz gain bandwidth product and a 70V/ $\mu$ s slew rate. Low noise, fast settling time and low offset voltage make this amplifier optimal to drive low noise, high speed SAR ADCs. The LT6236 includes a shutdown feature that can be used to reduce the supply current to less than 10 $\mu$ A.

This amplifier family has an output that swings within 50mV of either supply rail to maximize the signal dynamic range in low supply applications and is specified on 3.3V, 5V and ±5V supplies.

The LT6236/LT6237 are upgrades to the LT6230/LT6231, offering similar performance with reduced wideband noise beyond 100kHz.

7, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

# **FEATURES**

Low Noise: 1.1nV/√Hz

■ Low Supply Current: 3.5mA/Amp Max

■ Low Offset Voltage: 350µV Max

■ Fast Settling Time: 570ns to 18-Bit, 2V<sub>P-P</sub> Output

■ Low Distortion: THD = -116.8dB at 2kHz

Wide Supply Range: 3V to 12.6VOutput Swings Rail-to-Rail

■ 215MHz Gain-Bandwidth Product

■ Specified Temperature Range: -40°C to 125°C

■ LT6236 Shutdown to 10µA Max

■ LT6236 in Low Profile (1mm) ThinSOT<sup>TM</sup> Package


 Dual LT6237 in 3mm × 3mm 8-Lead DFN and 8-Lead MSOP Packages

## **APPLICATIONS**


- 16-Bit and 18-Bit SAR ADC Drivers
- Active Filters
- Low Noise, Low Power Signal Processing

# TYPICAL APPLICATION

#### **Differentially Driving a SAR ADC**



#### LT6237 Driving LTC2389-18 f<sub>IN</sub> = 2kHz, -1dBFS, 32768-Point FFT



62367 TA01b




# **ABSOLUTE MAXIMUM RATINGS**

(Note 1)

# PIN CONFIGURATION



# ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LT6236CS6#PBF	LT6236CS6#TRPBF	LTGHM	6-Lead Plastic TSOT-23	0°C to 70°C
LT6236IS6#PBF	LT6236IS6#TRPBF	LTGHM	6-Lead Plastic TSOT-23	-40°C to 85°C
LT6236HS6#PBF	LT6236HS6#TRPBF	LTGHM	6-Lead Plastic TSOT-23	-40°C to 125°C
LT6237CDD#PBF	LT6237CDD#TRPBF	LGHN	8-Lead (3mm × 3mm) Plastic DFN	0°C to 70°C
LT6237IDD#PBF	LT6237IDD#TRPBF	LGHN	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LT6237HDD#PBF	LT6237HDD#TRPBF	LGHN	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C
LT6237CMS8#PBF	LT6237CMS8#TRPBF	LTGHP	8-Lead Plastic MSOP	0°C to 70°C
LT6237IMS8#PBF	LT6237IMS8#TRPBF	LTGHP	8-Lead Plastic MSOP	-40°C to 85°C
LT6237HMS8#PBF	LT6237HMS8#TRPBF	LTGHP	8-Lead Plastic MSOP	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



# **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_S = 5V$ , 0V; $V_S = 3.3V$ , 0V; $V_{CM} = V_{OUT} = half supply$ , $\overline{ENABLE} = 0V$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OS</sub>	Input Offset Voltage	LT6236 LT6237MS8 LT6237DD8		100 50 75	500 350 450	μV μV μV
	Input Offset Voltage Match (Channel-to-Channel) (Note 6)			100	600	μV
I <sub>B</sub>	Input Bias Current			5	10	μА
	I <sub>B</sub> Match (Channel-to-Channel) (Note 6)			0.1	0.9	μА
I <sub>OS</sub>	Input Offset Current			0.1	0.6	μА
	Input Noise Voltage	0.1Hz to 10Hz		180		nV <sub>P-P</sub>
e <sub>n</sub>	Input Noise Voltage Density	$f = 10kHz$ , $V_S = 5V$		1.1	1.7	nV/√Hz
i <sub>n</sub>	Input Noise Current Density, Balanced Source Input Noise Current Density, Unbalanced Source	$f = 10kHz$ , $V_S = 5V$ , $R_S = 10k$ $f = 10kHz$ , $V_S = 5V$ , $R_S = 10k$		1 2.4		pA/√Hz pA/√Hz
R <sub>IN</sub>	Input Resistance	Common Mode Differential Mode		6.5 7.5		MΩ kΩ
C <sub>IN</sub>	Input Capacitance	Common Mode Differential Mode		2.9 7.7		pF pF
A <sub>VOL</sub>	Large-Signal Gain	$\begin{array}{l} V_S = 5 V,  V_0 = 0.5 V \ to \ 4.5 V,  R_L = 10 k \ to \ V_S/2 \\ V_S = 5 V,  V_0 = 0.5 V \ to \ 4.5 V,  R_L = 1 k \ to \ V_S/2 \\ V_S = 5 V,  V_0 = 1 V \ to \ 4 V,  R_L = 100 \Omega \ to \ V_S/2 \end{array}$	105 21 5.4	200 40 9		V/mV V/mV V/mV
		$\begin{array}{c} V_S = 3.3 V,  V_0 = 0.65 V \ to \ 2.65 V,  R_L = 10 k \ to \ V_S/2 \\ V_S = 3.3 V,  V_0 = 0.65 V \ to \ 2.65 V,  R_L = 1 k \ to \ V_S/2 \end{array}$	90 16.5	175 32		V/mV V/mV
V <sub>CM</sub>	Input Voltage Range	Guaranteed by CMRR, $V_S = 5V$ , $0V$ Guaranteed by CMRR, $V_S = 3.3V$ , $0V$	1.5 1.15		4 2.65	V
CMRR	Common Mode Rejection Ratio	$V_S = 5V$ , $V_{CM} = 1.5V$ to 4V $V_S = 3.3V$ , $V_{CM} = 1.15V$ to 2.65V	90 90	115 115		dB dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 3V to 10V	90	115		dB
	Minimum Supply Voltage (Note 7)		3			V
V <sub>OL</sub>	Output Voltage Swing Low (Note 8)	No Load $\begin{split} I_{SINK} &= 5\text{mA} \\ V_S &= 5\text{V, } I_{SINK} = 20\text{mA} \\ V_S &= 3.3\text{V, } I_{SINK} = 15\text{mA} \end{split}$		4 85 240 185	40 190 460 350	mV mV mV
V <sub>OH</sub>	Output Voltage Swing High (Note 8)	No Load I <sub>SOURCE</sub> = 5mA V <sub>S</sub> = 5V, I <sub>SOURCE</sub> = 20mA V <sub>S</sub> = 3.3V, I <sub>SOURCE</sub> = 15mA		5 90 325 250	50 200 600 400	mV mV mV
I <sub>SC</sub>	Short-Circuit Current	V <sub>S</sub> = 5V V <sub>S</sub> = 3.3V	±30 ±25	±45 ±40		mA mA
Is	Supply Current per Amplifier Disabled Supply Current per Amplifier	<u>ENABLE</u> = V <sup>+</sup> – 0.35V		3.15 0.2	3.5 10	mA μA
I <sub>ENABLE</sub>	ENABLE Pin Current	ENABLE = 0.3V		-25	-75	μА



# 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$V_L$	ENABLE Pin Input Voltage Low				0.3	V
V <sub>H</sub>	ENABLE Pin Input Voltage High		V+ - 0.35V			V
	Output Leakage Current	$\overline{\text{ENABLE}} = V^+ - 0.35V, V_0 = 1.5V \text{ to } 3.5V$		0.2	10	μA
t <sub>ON</sub>	Turn-On Time	$\overline{\text{ENABLE}}$ = 5V to 0V, R <sub>L</sub> = 1k, V <sub>S</sub> = 5V		800		ns
t <sub>OFF</sub>	Turn-Off Time	$\overline{\text{ENABLE}}$ = 0V to 5V, R <sub>L</sub> = 1k, V <sub>S</sub> = 5V		41		μs
GBW	Gain-Bandwidth Product	Frequency = 1MHz, V <sub>S</sub> = 5V		200		MHz
f <sub>-3db</sub>	-3dB Bandwidth	$V_S = 5V$ , $R_L = 100\Omega$		90		MHz
SR	Slew Rate	$V_S = 5V$ , $A_V = -1$ , $R_L = 1k$ , $V_0 = 1.5V$ to 3.5V	42	60		V/µs
FPBW	Full-Power Bandwidth	$V_S = 5V$ , $V_{OUT} = 3V_{P-P}$ (Note 9)	4.4	6.3		MHz
t <sub>S</sub>	Settling Time	0.1%, V <sub>S</sub> = 5V, V <sub>STEP</sub> = 2V, A <sub>V</sub> = 1		50		ns
		0.01%		60		ns
		0.0015% (16-Bit)		240		ns
		4ppm (18-Bit)		570		ns

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the 0°C < T<sub>A</sub> < 70°C temperature range. $V_S = 5V$ , 0V; $V_S = 3.3V$ , 0V; $V_{CM} = V_{OUT} = half supply$ , ENABLE = 0V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>OS</sub>	Input Offset Voltage	LT6236 LT6237MS8 LT6237DD8	•			600 450 550	μV μV μV
	Input Offset Voltage Match (Channel-to-Channel) (Note 6)		•			800	μV
V <sub>OS</sub> TC	Input Offset Voltage Drift (Note 10)	LT6236 LT6237MS8 LT6237DD8	•		0.5 0.3 0.4	2.0 1.4 2.2	μV/°C μV/°C μV/°C
I <sub>B</sub>	Input Bias Current		•			11	μА
	I <sub>B</sub> Match (Channel-to-Channel) (Note 6)		•			1	μА
I <sub>0S</sub>	Input Offset Current		•			0.7	μА
A <sub>VOL</sub>	Large-Signal Gain	$\begin{array}{c} V_S = 5 \text{V, } V_0 = 0.5 \text{V to } 4.5 \text{V, } R_L = 10 \text{k to } V_S/2 \\ V_S = 5 \text{V, } V_0 = 0.5 \text{V to } 4.5 \text{V, } R_L = 1 \text{k to } V_S/2 \\ V_S = 5 \text{V, } V_0 = 1 \text{V to } 4 \text{V, } R_L = 100 \Omega \text{ to } V_S/2 \\ \end{array}$	•	78 17 4.1			V/mV V/mV V/mV
		$\begin{array}{l} V_S = 3.3 V, \ V_0 = 0.65 V \ to \ 2.65 V, \ R_L = 10 k \ to \ V_S/2 \\ V_S = 3.3 V, \ V_0 = 0.65 V \ to \ 2.65 V, \ R_L = 1 k \ to \ V_S/2 \end{array}$	•	66 13			V/mV V/mV
V <sub>CM</sub>	Input Voltage Range	Guaranteed by CMRR $V_S = 5V$ , $0V$ $Vs = 3.3V$ , $0V$	•	1.5 1.15		4 2.65	V
CMRR	Common Mode Rejection Ratio	V <sub>S</sub> = 5V, V <sub>CM</sub> = 1.5V to 4V V <sub>S</sub> = 3.3V, V <sub>CM</sub> = 1.15V to 2.65V	•	90 85			dB dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 3V to 10V	•	85			dB
	Minimum Supply Voltage (Note 7)		•	3			V
V <sub>OL</sub>	Output Voltage Swing Low (Note 8)	No Load $I_{SINK} = 5mA$ $V_S = 5V$ , $I_{SINK} = 20mA$ $V_S = 3.3V$ , $I_{SINK} = 15mA$	•			50 200 500 380	mV mV mV
V <sub>OH</sub>	Output Voltage Swing High (Note 8)	No Load $I_{SOURCE} = 5mA$ $V_S = 5V$ , $I_{SOURCE} = 20mA$ $V_S = 3.3V$ , $I_{SOURCE} = 15mA$	•			60 215 650 430	mV mV mV
I <sub>SC</sub>	Short-Circuit Current	V <sub>S</sub> = 5V V <sub>S</sub> = 3.3V	•	±25 ±20			mA mA
Is	Supply Current per Amplifier Disabled Supply Current per Amplifier	<u>ENABLE</u> = V+ – 0.25V	•		1	4.2	mA μA
IENABLE	ENABLE Pin Current	ENABLE = 0.3V	•			-85	μА
$\overline{V_L}$	ENABLE Pin Input Voltage Low		•			0.3	V
$V_{H}$	ENABLE Pin Input Voltage High		•	V+ - 0.25V			V
SR	Slew Rate	$V_S = 5V$ , $A_V = -1$ , $R_L = 1k$ , $V_0 = 1.5V$ to 3.5V	•	35			V/µs
FPBW	Full-Power Bandwidth (Note 9)	$V_S = 5V$ , $V_{OUT} = 3V_{P-P}$	•	3.7			MHz



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the $-40^{\circ}\text{C} < \text{T}_{\text{A}} < 85^{\circ}\text{C}$ temperature range. $V_S = 5\text{V}$ , 0V; $V_S = 3.3\text{V}$ , 0V; $V_{\text{CM}} = V_{\text{OUT}} = \text{half supply}$ , $\overline{\text{ENABLE}} = 0\text{V}$ , unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	LT6236 LT6237MS8 LT6237DD8	•			700 550 650	μV μV μV
	Input Offset Voltage Match (Channel-to-Channel) (Note 6)		•			1000	μV
V <sub>OS</sub> TC	Input Offset Voltage Drift (Note 10)	LT6236 LT6237MS8 LT6237DD8	•		0.5 0.3 0.4	2.0 1.4 2.2	μV/°C μV/°C μV/°C
I <sub>B</sub>	Input Bias Current		•			12	μА
	I <sub>B</sub> Match (Channel-to-Channel) (Note 6)		•			1.1	μА
I <sub>OS</sub>	Input Offset Current		•			0.8	μА
A <sub>VOL</sub>	Large-Signal Gain	$\begin{array}{c} V_S = 5\text{V}, \ V_0 = 0.5\text{V to } 4.5\text{V}, \ R_L = 10\text{k to } V_S/2 \\ V_S = 5\text{V}, \ V_0 = 0.5\text{V to } 4.5\text{V}, \ R_L = 1\text{k to } V_S/2 \\ V_S = 5\text{V}, \ V_0 = 1\text{V to } 4\text{V}, \ R_L = 100\Omega \ \text{to } V_S/2 \\ \end{array}$	•	72 16 3.6			V/mV V/mV V/mV
		$\begin{array}{c} V_S = 3.3 \text{V}, \ V_0 = 0.65 \text{V to } 2.65 \text{V}, \ R_L = 10 \text{k to } V_S/2 \\ V_S = 3.3 \text{V}, \ V_0 = 0.65 \text{V to } 2.65 \text{V}, \ R_L = 1 \text{k to } V_S/2 \end{array}$	•	60 12			V/mV V/mV
V <sub>CM</sub>	Input Voltage Range	Guaranteed by CMRR $V_S = 5V$ , $0V$ $V_S = 3.3V$ , $0V$	•	1.5 1.15		4 2.65	V
CMRR	Common Mode Rejection Ratio	$V_S = 5V$ , $V_{CM} = 1.5V$ to 4V $V_S = 3.3V$ , $V_{CM} = 1.15V$ to 2.65V	•	90 85			dB dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 3V to 10V	•	85			dB
	Minimum Supply Voltage (Note 7)		•	3			V
V <sub>OL</sub>	Output Voltage Swing Low (Note 8)	No Load $I_{SINK} = 5mA$ $V_S = 5V$ , $I_{SINK} = 20mA$ $V_S = 3.3V$ , $I_{SINK} = 15mA$	• • •			60 210 510 390	mV mV mV
V <sub>OH</sub>	Output Voltage Swing High (Note 6)	No Load $I_{SOURCE} = 5mA$ $V_S = 5V$ , $I_{SOURCE} = 20mA$ $V_S = 3.3V$ , $I_{SOURCE} = 15mA$	•			70 220 675 440	mV mV mV
I <sub>SC</sub>	Short-Circuit Current	$V_S = 5V$ $V_S = 3.3V$	•	±15 ±15			mA mA
I <sub>S</sub>	Supply Current per Amplifier Disabled Supply Current per Amplifier	ENABLE = V <sup>+</sup> – 0.2V	•		1	4.4	mA μA
I <sub>ENABLE</sub>	ENABLE Pin Current	ENABLE = 0.3V	•			-100	μА
V <sub>L</sub>	ENABLE Pin Input Voltage Low		•			0.3	V
V <sub>H</sub>	ENABLE Pin Input Voltage High		•	V+ - 0.2V			V
SR	Slew Rate	$V_S = 5V$ , $A_V = -1$ , $R_L = 1k$ , $V_0 = 1.5V$ to $3.5V$	•	31			V/µs
FPBW	Full-Power Bandwidth (Note 9)	$V_S = 5V$ , $V_{OUT} = 3V_{P-P}$	•	3.3			MHz

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the $-40^{\circ}\text{C} < T_A < 125^{\circ}\text{C}$ temperature range. $V_S = 5V$ , 0V; $V_S = 3.3V$ , 0V; $V_{CM} = V_{OUT} = \text{half supply}$ , $\overline{\text{ENABLE}} = 0V$ , unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	LT6236 LT6237MS8 LT6237DD8	•			750 650 700	μV μV μV
	Input Offset Voltage Match (Channel-to-Channel) (Note 6)		•			1000	μV
V <sub>OS</sub> TC	Input Offset Voltage Drift (Note 10)	LT6236 LT6237MS8 LT6237DD8	•		0.5 0.3 0.4	2.0 1.4 2.2	μV/°C μV/°C μV/°C
I <sub>B</sub>	Input Bias Current		•			12	μА
	I <sub>B</sub> Match (Channel-to-Channel) (Note 6)		•			1.1	μА
I <sub>OS</sub>	Input Offset Current		•			1.2	μА
A <sub>VOL</sub>	Large-Signal Gain	$\begin{array}{c} V_S = 5\text{V}, \ V_0 = 0.5\text{V to } 4.5\text{V}, \ R_L = 10\text{k to } V_S/2 \\ V_S = 5\text{V}, \ V_0 = 0.5\text{V to } 4.5\text{V}, \ R_L = 1\text{k to } V_S/2 \\ V_S = 5\text{V}, \ V_0 = 1\text{V to } 4\text{V}, \ R_L = 100\Omega \ \text{to } V_S/2 \\ \end{array}$	•	62 14 3			V/mV V/mV V/mV
		$\begin{array}{c} V_S = 3.3 \text{V}, \ V_0 = 0.65 \text{V to } 2.65 \text{V}, \ R_L = 10 \text{k to } V_S/2 \\ V_S = 3.3 \text{V}, \ V_0 = 0.65 \text{V to } 2.65 \text{V}, \ R_L = 1 \text{k to } V_S/2 \end{array}$	•	52 11			V/mV V/mV
V <sub>CM</sub>	Input Voltage Range	Guaranteed by CMRR $V_S = 5V$ , $0V$ $V_S = 3.3V$ , $0V$	•	1.5 1.15		4 2.65	V
CMRR	Common Mode Rejection Ratio	$V_S = 5V$ , $V_{CM} = 1.5V$ to 4V $V_S = 3.3V$ , $V_{CM} = 1.15V$ to 2.65V	•	90 85			dB dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 3V to 10V	•	85			dB
	Minimum Supply Voltage (Note 7)		•	3			V
V <sub>OL</sub>	Output Voltage Swing Low (Note 8)	No Load $I_{SINK} = 5mA$ $V_S = 5V$ , $I_{SINK} = 20mA$ $V_S = 3.3V$ , $I_{SINK} = 15mA$	• • •			60 225 550 425	mV mV mV
V <sub>OH</sub>	Output Voltage Swing High (Note 8)	No Load $I_{SOURCE} = 5mA$ $V_S = 5V$ , $I_{SOURCE} = 20mA$ $V_S = 3.3V$ , $I_{SOURCE} = 15mA$	•			80 240 700 470	mV mV mV
I <sub>SC</sub>	Short-Circuit Current	V <sub>S</sub> = 5V V <sub>S</sub> = 3.3V	•	±15 ±15			mA mA
Is	Supply Current per Amplifier Disabled Supply Current per Amplifier	<u>ENABLE</u> = V <sup>+</sup> – 0.15V	•		2	5	mA μA
I <sub>ENABLE</sub>	ENABLE Pin Current	ENABLE = 0.3V	•			-100	μА
$\overline{V_L}$	ENABLE Pin Input Voltage Low		•			0.3	V
$V_{H}$	ENABLE Pin Input Voltage High		•	V+ - 0.15V			V
SR	Slew Rate	$V_S = 5V$ , $A_V = -1$ , $R_L = 1k$ , $V_0 = 1.5V$ to $3.5V$	•	31			V/µs
FPBW	Full-Power Bandwidth (Note 9)	$V_S = 5V$ , $V_{OUT} = 3V_{P-P}$	•	3.3			MHz



# 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$\overline{V_{0S}}$	Input Offset Voltage	LT6236		100	500	μV
		LT6237MS8 LT6237DD8		50 75	350	μV
	Input Offset Voltage Match	10237000		100	450 600	μV
	(Channel-to-Channel) (Note 6)			100	000	μV
$I_{B}$	Input Bias Current			5	10	μΑ
	I <sub>B</sub> Match (Channel-to-Channel) (Note 6)			0.1	0.9	μΑ
I <sub>OS</sub>	Input Offset Current			0.1	0.6	μА
	Input Noise Voltage	0.1Hz to 10Hz		180		nV <sub>P-P</sub>
e <sub>n</sub>	Input Noise Voltage Density	f = 10kHz		1.1	1.7	nV/√Hz
i <sub>n</sub>	Input Noise Current Density, Balanced Source Input Noise Current Density, Unbalanced source	f = 10kHz, R <sub>S</sub> = 10k f = 10kHz, R <sub>S</sub> = 10k		1 2.4		pA/√Hz pA/√Hz
R <sub>IN</sub>	Input Resistance	Common Mode Differential Mode		6.5 7.5		MΩ kΩ
C <sub>IN</sub>	Input Capacitance	Common Mode Differential Mode		2.4 6.5		pF pF
A <sub>VOL</sub>	Large-Signal Gain	$V_0 = \pm 4.5V, R_L = 10k$ $V_0 = \pm 4.5V, R_L = 1k$ $V_0 = \pm 2V, R_L = 100\Omega$	140 35 8.5	260 65 16		V/mV V/mV V/mV
$V_{CM}$	Input Voltage Range	Guaranteed by CMRR	-3		4	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -3V \text{ to } 4V$	95	120		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 1.5 \text{V to } \pm 5 \text{V}$	90	115		dB
$\overline{V_{0L}}$	Output Voltage Swing Low (Note 8)	No Load		4	40	mV
		I <sub>SINK</sub> = 5mA I <sub>SINK</sub> = 20mA		85 240	190 460	mV mV
V <sub>OH</sub>	Output Voltage Swing High (Note 8)	No Load Isource = 5mA Isource = 20mA		5 90 325	50 200 600	mV mV mV
I <sub>SC</sub>	Short-Circuit Current		±30			mA
I <sub>S</sub>	Supply Current per Amplifier Disabled Supply Current per Amplifier	ENABLE = 4.65V		3.3 0.2	3.9	mA μA
I <sub>ENABLE</sub>	ENABLE Pin Current	ENABLE = 0.3V		-35	-85	μА
$V_L$	ENABLE Pin Input Voltage Low				0.3	V
$V_{H}$	ENABLE Pin Input Voltage High		4.65			V
	Output Leakage Current	$\overline{\text{ENABLE}} = V + -0.35V, V_0 = \pm 1V$		0.2	10	μА
t <sub>ON</sub>	Turn-On Time	ENABLE = 5V to 0V, R <sub>L</sub> = 1k		800		ns
t <sub>OFF</sub>	Turn-Off Time	ENABLE = 0V to 5V, R <sub>L</sub> = 1k		62		μѕ
GBW	Gain-Bandwidth Product	Frequency = 1MHz	150	215		MHz
SR	Slew Rate	$A_V = -1$ , $R_L = 1k$ , $V_0 = -2V$ to $2V$	50	70		V/µs
FPBW	Full-Power Bandwidth	V <sub>OUT</sub> = 3V <sub>P-P</sub> (Note 9)	5.3	7.4		MHz
t <sub>S</sub>	Settling Time	0.1%, V <sub>STEP</sub> = 4V, A <sub>V</sub> = 1,		60		ns
		0.01% 0.0015% (16-Bit)		80 470		ns
		4ppm (18-Bit)		1200		ns ns

LINEAR TECHNOLOGY

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the $0^{\circ}C < T_A < 70^{\circ}C$ temperature range. $V_S = \pm 5V$ , $V_{CM} = V_{OUT} = 0V$ , ENABLE = 0V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>0S</sub>	Input Offset Voltage	LT6236 LT6237MS8 LT6237DD8	•			600 450 550	μV μV μV
	Input Offset Voltage Match (Channel-to-Channel) (Note 6)		•			800	μV
V <sub>OS</sub> TC	Input Offset Voltage Drift (Note 10)	LT6236 LT6237MS8 LT6237DD8	•		0.7 0.5 0.4	2.2 1.8 2.2	μV/°C μV/°C μV/°C
I <sub>B</sub>	Input Bias Current		•			11	μА
	I <sub>B</sub> Match (Channel-to-Channel) (Note 6)		•			1	μА
I <sub>OS</sub>	Input Offset Current		•			0.7	μА
A <sub>VOL</sub>	Large-Signal Gain	$V_0 = \pm 4.5V, R_L = 10k$ $V_0 = \pm 4.5V, R_L = 1k$ $V_0 = \pm 2V, R_L = 100\Omega$	•	100 27 6			V/mV V/mV V/mV
V <sub>CM</sub>	Input Voltage Range	Guaranteed by CMRR	•	-3		4	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -3V$ to $4V$	•	95			dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 1.5 V \text{ to } \pm 5 V$	•	85			dB
V <sub>OL</sub>	Output Voltage Swing Low (Note 8)	No Load I <sub>SINK</sub> = 5mA I <sub>SINK</sub> = 20mA	•			50 200 500	mV mV mV
V <sub>OH</sub>	Output Voltage Swing High (Note 8)	No Load   <sub>SOURCE</sub> = 5mA   <sub>SOURCE</sub> = 20mA	•			60 215 650	mV mV mV
I <sub>SC</sub>	Short-Circuit Current		•	±25			mA
I <sub>S</sub>	Supply Current per Amplifier Disabled Supply Current per Amplifier	ENABLE = 4.75V	•		1	4.6	mA μA
IENABLE	ENABLE Pin Current	ENABLE = 0.3V	•			-95	μА
VL	ENABLE Pin Input Voltage Low		•			0.3	V
V <sub>H</sub>	ENABLE Pin Input Voltage High		•	4.75			V
SR	Slew Rate	$A_V = -1$ , $R_L = 1k$ , $V_0 = -2V$ to $2V$	•	44			V/µs
FPBW	Full-Power Bandwidth	V <sub>OUT</sub> = 3V <sub>P-P</sub> (Note 9)	•	4.66			MHz



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the $-40^{\circ}C < T_A < 85^{\circ}C$ temperature range. $V_S = \pm 5V$ , $V_{CM} = V_{OUT} = 0V$ , ENABLE = 0V, unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	LT6236 LT6237MS8 LT6237DD8	•			700 550 650	μV μV μV
	Input Offset Voltage Match (Channel-to-Channel) (Note 6)		•			1000	μV
V <sub>OS</sub> TC	Input Offset Voltage Drift (Note 10)	LT6236 LT6237MS8 LT6237DD8	•		0.7 0.5 0.4	2.2 1.8 2.2	μV/°C μV/°C μV/°C
I <sub>B</sub>	Input Bias Current		•			12	μА
	I <sub>B</sub> Match (Channel-to-Channel) (Note 6)		•			1.1	μА
I <sub>OS</sub>	Input Offset Current		•			0.8	μА
A <sub>VOL</sub>	Large-Signal Gain	$V_0 = \pm 4.5V, R_L = 10k$ $V_0 = \pm 4.5V, R_L = 1k$ $V_0 = \pm 2V, R_L = 100\Omega$	•	93 25 4.8			V/mV V/mV V/mV
$V_{CM}$	Input Voltage Range	Guaranteed by CMRR	•	-3		4	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -3V \text{ to } 4V$	•	95			dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 1.5 V \text{ to } \pm 5 V$	•	85			dB
V <sub>OL</sub>	Output Voltage Swing Low (Note 8)	No Load I <sub>SINK</sub> = 5mA I <sub>SINK</sub> = 20mA	•			60 210 510	mV mV mV
V <sub>OH</sub>	Output Voltage Swing High (Note 8)	No Load I <sub>SOURCE</sub> = 5mA I <sub>SOURCE</sub> = 20mA	•			70 220 675	mV mV mV
I <sub>SC</sub>	Short-Circuit Current		•	±15			mA
I <sub>S</sub>	Supply Current per Amplifier Disabled Supply Current per Amplifier	ENABLE = 4.8V	•		1	4.85	mA μA
I <sub>ENABLE</sub>	ENABLE Pin Current	ENABLE = 0.3V	•			-110	μА
$V_L$	ENABLE Pin Input Voltage Low		•			0.3	V
$V_{H}$	ENABLE Pin Input Voltage High		•	4.8			V
SR	Slew Rate	$A_V = -1$ , $R_L = 1k$ , $V_0 = -2V$ to $2V$	•	37			V/µs
FPBW	Full-Power Bandwidth	V <sub>OUT</sub> = 3V <sub>P-P</sub> (Note 9)	•	3.9			MHz

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the $-40^{\circ}C < T_A < 125^{\circ}C$ temperature range. $V_S = \pm 5V$ , $V_{CM} = V_{OUT} = 0V$ , ENABLE = 0V, unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	LT6236 LT6237MS8 LT6237DD8	•			750 650 700	μV μV μV
	Input Offset Voltage Match (Channel-to-Channel) (Note 6)		•			1000	μV
V <sub>OS</sub> TC	Input Offset Voltage Drift (Note 10)	LT6236 LT6237MS8 LT6237DD8	•		0.7 0.5 0.4	2.2 1.8 2.2	μV/°C μV/°C μV/°C
I <sub>B</sub>	Input Bias Current		•			12	μА
	I <sub>B</sub> Match (Channel-to-Channel) (Note 6)		•			1.1	μА
I <sub>OS</sub>	Input Offset Current		•			1.2	μА
A <sub>VOL</sub>	Large-Signal Gain	$V_0 = \pm 4.5V, R_L = 10k$ $V_0 = \pm 4.5V, R_L = 1k$ $V_0 = \pm 2V, R_L = 100\Omega$	•	76 21 4.1			V/mV V/mV V/mV
V <sub>CM</sub>	Input Voltage Range	Guaranteed by CMRR	•	-3		4	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -3V$ to $4V$	•	95			dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 1.5 V \text{ to } \pm 5 V$	•	85			dB
V <sub>OL</sub>	Output Voltage Swing Low (Note 8)	No Load I <sub>SINK</sub> = 5mA I <sub>SINK</sub> = 20mA	•			70 230 550	mV mV mV
V <sub>OH</sub>	Output Voltage Swing High (Note 8)	No Load   <sub>SOURCE</sub> = 5mA   <sub>SOURCE</sub> = 20mA	•			78 240 710	mV mV mV
I <sub>SC</sub>	Short-Circuit Current		•	±15			mA
I <sub>S</sub>	Supply Current per Amplifier Disabled Supply Current per Amplifier	ENABLE = 4.85V	•		10	5.5	mA μA
I <sub>ENABLE</sub>	ENABLE Pin Current	ENABLE = 0.3V	•			-110	μА
$V_L$	ENABLE Pin Input Voltage Low		•			0.3	V
$V_{H}$	ENABLE Pin Input Voltage High		•	4.85			V
SR	Slew Rate	$A_V = -1$ , $R_L = 1k$ , $V_0 = -2V$ to $2V$	•	37			V/µs
FPBW	Full-Power Bandwidth	V <sub>OUT</sub> = 3V <sub>P-P</sub> (Note 9)	•	3.9			MHz

**Note 1.** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2.** Inputs are protected by back-to-back diodes. If the differential input voltage exceeds 0.7V, the input current must be limited to less than 40mA.

**Note 3.** A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely.

Note 4. The LT6236C/LT6236I/LT6236H and the LT6237C/LT6237I/LT6237H are guaranteed functional over the temperature range of  $-40^{\circ}$ C and  $125^{\circ}$ C.

**Note 5.** The LT6236C/LT6237C are guaranteed to meet specified performance from 0°C to 70°C. The LT6236I/LT6237I are guaranteed to meet specified performance from -40°C to 85°C. The LT6236H/LT6237H are guaranteed to meet specified performance from -40°C to 125°C. The

LT6236C/LT6237C are designed, characterized and expected to meet specified performance from –40°C to 85°C, but are not tested or QA sampled at these temperatures.

**Note 6.** Matching parameters are the difference between the two amplifiers of the LT6237.


**Note 7.** Minimum supply voltage is guaranteed by power supply rejection ratio test.


**Note 8.** Output voltage swings are measured between the output and power supply rails.


Note 9. Full-power bandwidth is calculated from the slew rate: FPBW =  $SR/2\pi V_P$ 


Note 10. This parameter is not 100% tested.






























IINFAD











#### Offset Voltage vs Output Current 2.0 1.5 $T_A = -55^{\circ}C$ 1.0 OFFSET VOLTAGE (mV) 0.5 0 $T_A = 25^{\circ}C$ T<sub>A</sub> = 125°C -0.5-1.0 -1.5 -75 -60 -45 -30 -15 0 15 30 60 OUTPUT CURRENT (mA)
















6236371



















#### **Common Mode Rejection Ratio** vs Frequency




**Channel Separation vs Frequency** 




#### **Power Supply Rejection Ratio** vs Frequency










#### Series Output Resistance and Overshoot vs Capacitive Load















**Settling Time vs Output Step** 


#### **Settling Time vs Output Step** (Inverting) 200 500Ω $T_A = 25^{\circ}C$ $A_V = -1$ 5000 SETTLING TIME (ns) $V_{OUT}$ 1mV 1mV 50 10mV 10mV 0 -4 -3 -2 0 2 3 4 OUTPUT STEP (V) 62367 G29
















**Large-Signal Response** 






**Small-Signal Response** 




**Output Overdrive Recovery** 




#### (LT6236) ENABLE Characteristics


Supply Current vs ENABLE Pin Voltage



ENABLE Pin Current



**ENABLE** Pin Response Time





## APPLICATIONS INFORMATION




Figure 1. Simplified Schematic

#### **Functional Description**

Figure 1 is a simplified schematic of the LT6236/LT6237, which has a pair of low noise input transistors Q1 and Q2. A simple current mirror Q3/Q4 converts the differential signal to a single-ended output, and these transistors are degenerated to reduce their contribution to the overall noise. Capacitor C1 reduces the unity cross frequency and improves the frequency stability without degrading the gain bandwidth of the amplifier. Capacitor  $C_{\rm M}$  sets the overall amplifier gain bandwidth. The differential drive generator supplies current to transistors Q5 and Q6 that provide rail-to-rail output swing.

#### **Input Protection**

Back-to-back diodes, D1 and D2, limit the differential input voltage to  $\pm 0.7$ V. The inputs of the LT6236/LT6237 do not have internal resistors in series with the input transistors. This technique is often used to protect the input devices from over voltage that causes excessive current to flow. The addition of these resistors would significantly degrade the voltage noise of these amplifiers.

For instance, a  $100\Omega$  resistor in series with each input would generate  $1.8 \text{nV}/\sqrt{\text{Hz}}$  of noise, and the total amplifier noise voltage would rise from  $1.1 \text{nV}/\sqrt{\text{Hz}}$  to  $2.1 \text{nV}/\sqrt{\text{Hz}}$ . Once the input differential voltage exceeds  $\pm 0.7 \text{V}$ , steady state current conducted through the protection diodes should be limited to  $\pm 40 \text{mA}$ . This implies  $25\Omega$  of protection resistance is necessary per volt of overdrive beyond

±0.7V. These input diodes are rugged enough to handle transient currents due to amplifier slew rate overdrive and clipping without protection resistors. Figure 2 shows the output response to an input overdrive with the amplifier connected as a voltage follower. With the input signal low, current source I1 saturates and the differential drive generator drives Q6 into saturation so the output voltage swings all the way to V<sup>-</sup>. The input can swing positive until transistor Q2 saturates into current mirror Q3/Q4. When saturation occurs, the output tries to phase invert, but diode D2 conducts current from the signal source to the output through the feedback connection. The output is clamped a diode drop below the input. In Figure 2, the input signal generator is limiting at about 20mA.

With the amplifier connected in a gain of  $A_V \ge 2$ , the output can invert with very heavy overdrive. To avoid this inversion, limit the input overdrive to 0.5V beyond the power supply rails.




Figure 2.  $V_S = \pm 2.5V$ ,  $A_V = 1$  with Large Overdrive



# APPLICATIONS INFORMATION

#### **ESD**

The LT6236/LT6237 have reverse-biased ESD protection diodes on all inputs and outputs as shown in Figure 1. If these pins are forced beyond either supply, unlimited current will flow through these diodes. If the current is transient and limited to 100mA or less, no damage to the device will occur.

#### Noise

The noise voltage of the LT6236/LT6237 is equivalent to that of a  $75\Omega$  resistor, and for the lowest possible noise it is desirable to keep the source and feedback resistance at or below this value, i.e.  $R_S+R_G||R_{FB}\leq75\Omega.$  With  $R_S+R_G||R_{FB}=75\Omega$  the total noise of the amplifier is:

$$e_N = \sqrt{(1.1nV)^2 + (1.1nV)^2} = 1.55nV / \sqrt{Hz}$$

Below this resistance value, the amplifier dominates the noise, but in the region between  $75\Omega$  and about 3k, the noise is dominated by the resistor thermal noise. As the total resistance is further increased beyond 3k, the amplifier noise current multiplied by the total resistance eventually dominates the noise.

The product of  $e_N \cdot \sqrt{I_{SUPPLY}}$  is an interesting way to gauge low noise amplifiers. Most low noise amplifiers have high  $I_{SUPPLY}$ . In applications that require low noise voltage with the lowest possible supply current, this product can be helpful.

The LT6236/LT6237 have an  $e_N \cdot \sqrt{I_{SUPPLY}}$  of only 1.9 per amplifier, yet it is common to see amplifiers with similar noise specifications to have  $e_N \cdot \sqrt{I_{SUPPLY}}$  as high as 13.5. For a complete discussion of amplifier noise, see the LT1028 data sheet.

#### **ENABLE Pin**

The LT6236 includes an  $\overline{\text{ENABLE}}$  pin that shuts down the amplifier to  $10\mu\text{A}$  maximum supply current. For normal operation, the  $\overline{\text{ENABLE}}$  pin must be pulled to at least 2.7V below V<sup>+</sup>. The  $\overline{\text{ENABLE}}$  pin must be driven high to within 0.35V of V<sup>+</sup> to shut down the amplifier. This can be accomplished with simple gate logic; however care must be taken if the logic and the LT6236 operate from different supplies. If this is the case, open drain logic can

be used with a pull-up resistor to ensure that the amplifier remains off. When the ENABLE pin is left floating, the amplifier is inactive. However, care should be taken to control the leakage current through the pin so the amplifier is not inadvertently turned on. See Typical Performance Characteristics.

The output leakage current when disabled is very low; however, current can flow into the input protection diodes, D1 and D2, if the output voltage exceeds the input voltage by a diode drop.

#### **Power Dissipation**

The LT6237MS8 combines high speed with large output current in a small package. Due to the wide supply voltage range, it is possible to exceed the maximum junction temperature under certain conditions. Maximum junction temperature ( $T_J$ ) is calculated from the ambient temperature ( $T_A$ ) and power dissipation ( $P_D$ ) as follows:

$$T_{.I} = T_A + (P_D \bullet \theta_{.IA})$$

The power dissipation in the IC is the function of the supply voltage, output voltage and the load resistance. For a given supply voltage, the worst-case power dissipation  $P_{D(MAX)}$  occurs at the maximum quiescent supply current and at the output voltage which is half of either supply voltage (or the maximum swing if it is less than half the supply voltage).  $P_{D(MAX)}$  is given by:

$$P_{D(MAX)} = (V^+ - V^-)(I_{S(MAX)}) + (V^+/2)^2/R_L$$

Example: An LT6237HMS8 in the 8-Lead MSOP package has a thermal resistance of  $\theta_{JA} = 273^{\circ}$ C/W. Operating on ±5V supplies with one amplifier driving a 1k load, the worst-case power dissipation is given by:

$$P_{D(MAX)} = (10V)(11mA) + (2.5V)^2/1000\Omega = 116mW$$

In this example, the maximum ambient temperature that the part is allowed to operate is:

$$T_A = T_J - (P_{D(MAX)} \times 273^{\circ}\text{C/W})$$
  
 $T_A = 150^{\circ}\text{C} - (116\text{mW})(273^{\circ}\text{C/W}) = 118.3^{\circ}\text{C}$ 

To operate the device at a higher ambient temperature for the same conditions, switch to using two LT6236 in the 6-Lead TSOT-23, or a single LT6237 in the 8-Lead DFN package.



# APPLICATIONS INFORMATION

#### Interfacing to ADCs

When driving an ADC, a single-pole, passive RC filter should be used between the outputs of the LT6236/LT6237 and the inputs of the ADC. The sampling process of ADCs creates a charge transient from the switching of the ADC sampling capacitor. This momentarily "shorts" the output of the amplifier as charge is transferred between amplifier and sampling capacitor. The amplifier must recover and settle from this load transient before the acquisition period has ended for a valid representation of the input signal. The RC network between the outputs of the driver and the inputs of the ADC decouples the sampling transient of the ADC. The capacitance serves to provide the bulk of the charge during the sampling process, while the two resistors at the outputs of the LT6236/LT6237 are used to dampen and attenuate any charge injected by the ADC. The RC filter provides the benefit of band limiting broadband output noise.

Thanks to the very low wideband noise of the LT6236/LT6237, a wideband filter can be used between the amplifier and the ADC without impacting SNR. This is especially important with ADCs or applications that require full settling in between each conversion.

The selection of an appropriate filter depends on the specific ADC, however the following procedure is suggested for choosing filter component values. Begin by selecting an appropriate RC time constant for the input

signal. Generally, longer time constants improve SNR at the expense of settling time. Output transient settling to 18-bit accuracy will require over twelve RC time constants. To select the resistor value, the resistors in the decoupling network should be at least  $10\Omega$ . Keep in mind that these resistors also serve to decouple the LT6236/LT6237 outputs from load capacitance. Too large of a resistor will leave insufficient settling time. Too small of a resistor will not properly dampen the load transient of the sampling process, and prolong the time required for settling. For lowest distortion, choose capacitors with low dielectric absorption such as a COG multilayer ceramic capacitor. In general, large capacitor values attenuate the fixed nonlinear charge kickback, however very large capacitor values will detrimentally load the driver at the desired input frequency and cause driver distortion. Smaller input swings allow for larger filter capacitor values due to decreased loading demands on the driver. This property may be limited by the particular input amplitude dependence of differential nonlinear kickback for the specific ADC used.

Series resistors should typically be placed at the inputs to the ADC in order to further improve distortion performance. These series resistors function with the ADC sampling capacitor to filter potential ground bounce or other high speed sampling disturbances. Additionally the resistors limit the rise time of residual filter glitches that manage to propagate to the driver outputs. Restricting possible glitch propagation rise time to within the small signal bandwidth of the driver enables less disturbed output settling.




# TYPICAL APPLICATIONS

Single Supply, Low Noise, Low Power, Bandpass Filter with Gain = 10


#### 

# $$\begin{split} f_0 &= \frac{1}{2\pi RC} = 1 \text{MHz} \\ C &= \sqrt{C1C2}, \ R = R1 = R2 \\ f_0 &= \left(\frac{732\Omega}{R}\right) \text{MHz}, \ \text{MAXIMUM } f_0 = 1 \text{MHz} \\ f_{-3dB} &= \frac{f_0}{2.5} \\ T &\quad A_V = 20 \text{dB at } f_0 \\ \hline EN &= 4 \mu V_{RMS} \ \text{INPUT REFERRED} \\ I_S &= 3.7 \text{mA FOR V}^+ = 5 \text{V} \end{split}$$


#### Frequency Response Plot of Bandpass Filter



#### **Driving a Fully Differential ADC**



#### **Driving a Single-Ended ADC**




# PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

#### S6 Package 6-Lead Plastic TSOT-23

(Reference LTC DWG # 05-08-1636)



- 1. DIMENSIONS ARE IN MILLIMETERS
  2. DRAWING NOT TO SCALE


- 2. DAAWING NUT TO SCALE
  3. DIMENSIONS ARE INCLUSIVE OF PLATING
  4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
  5. MOLD FLASH SHALL NOT EXCEED 0.254mm
- 6. JEDEC PACKAGE REFERENCE IS MO-193

# PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

#### **DD Package** 8-Lead Plastic DFN (3mm × 3mm)

(Reference LTC DWG # 05-08-1698 Rev C)



NOTE:

0.200 REF

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-1) 2. DRAWING NOT TO SCALE

0.00 - 0.05

0.25 ±0.05

 $0.75 \pm 0.05$ 

- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
- ON TOP AND BOTTOM OF PACKAGE

 $0.40 \pm 0.10$ 

- 0.50 BSC

· 2.38 ±0.10 →


BOTTOM VIEW—EXPOSED PAD

# PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

#### **MS8 Package** 8-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1660 Rev F)



- 1. DIMENSIONS IN MILLIMETER/(INCH)
- 2. DRAWING NOT TO SCALE
- 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.


  MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX



### TYPICAL APPLICATION


The LT6236 is configured as a transimpedance amplifier with an I-to-V conversion gain of  $1.5k\Omega$  set by R1. The LT6236 is ideally suited to this application because of its low input offset voltage and current, and its low noise. This is because the 1.5k resistor has an inherent thermal noise of  $5 \text{ nV}/\sqrt{\text{Hz}}$  or  $3.4 \text{ pA}/\sqrt{\text{Hz}}$  at room temperature, while the LT6236 contributes only  $1.1 \text{nV}/\sqrt{\text{Hz}}$  and  $2.4 \text{pA}/\sqrt{\text{Hz}}$ . So, with respect to both voltage and current noises, the LT6236 is actually guieter than the gain resistor. The circuit uses an avalanche photodiode with the cathode biased to approximately 200V. When light is incident on the photodiode, it induces a current

#### Low Power Avalanche Photodiode Transimpedance Amplifier $I_S = 3.3 \text{mA}$



OUTPUT OFFSET = 500µV TYPICAL BANDWIDTH = 20MHz OUTPUT NOISE = 1.1mV<sub>P-P</sub> (100MHz MEASUREMENT BW) I<sub>PD</sub> which flows into the amplifier circuit. The amplifier output falls negative to maintain balance at its inputs. The transfer function is therefore  $V_{OLIT} = -I_{PD} \cdot 1.5k$ . C1 ensures stability and good settling characteristics. Output offset was measured at 280µV, so low in part because R2 serves to cancel the DC effects of bias current. Output noise was measured at 1.1mV<sub>P-P</sub> on a 100MHz measurement bandwidth, with C2 shunting R2's thermal noise. As shown in the scope photo, the rise time is 17ns, indicating a signal bandwidth of 20MHz.

#### **Photodiode Amplifier Time Domain Response**



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
OPERATIONAL AMPLIFIERS		
LT6230/LT6231	Single, Dual Low noise, rail-to-rail output.	1.1nV/√Hz
LT6350	Low Noise, Single-Ended to Differential Converter/ADC Driver	4.8mA, -97dBc distortion at 100kHz, 4VP–P Output
LTC6246/LTC6247/LTC6248	Single/Dual/Quad 180MHz Rail-to-Rail Low Power Op Amps	1mA/Amplifier, 4.2nV/√Hz
LTC6360	1GHz Very Low Noise Single-Ended SAR ADC Driver with True Zero Output	$HD2 = -103$ dBc and $HD3 = -109$ dBc for $4V_{P-P}$ Output at $40$ kHz
ADCs		
LTC2389-18	Low power 18-bit SAR ADC	2.5 Msps
LTC2389-16	Low power 16-bit SAR ADC	2.5 Msps
LTC2379-18 LTC2378-18 LTC2377-18 LTC2376-18	Low power 18-bit SAR ADC	1.6 Msps 1 Msps 500 ksps 250 ksps

LT 1212 • PRINTED IN USA © LINEAR TECHNOLOGY CORPORATION 2012