


50MHz CLOCK OUT
Generate by IP101A


P3 50MHz_CLKOUT >> 50MHz_CLKOUT

Set IP101A
to RMI Mode


BANDGAP
RESISTOR



RMI Signals






Pin48 could be short VDD33 if
interrupt funtion is not
used.



Hardwire Configuration network:

1. This configuration shows
Enable: Auto negotiation, Full duplex, 100Mbps,
Link Down Power Saving, RMI interface
Disable: Isolate, Repeater mode
2. These seven configuration pins could be connected
to VDD or GND directly.



** Bead should be placed as close to IP101A
as possible and in the same side as IP101A.


IC+
IC Plus Semiconductor Corporation

Title: **IP101A Chip Circuit Diagram**

Size: B Document Number: RMI UTP Rev:

Date: Wednesday, April 30, 2008 Sheet: 1 of 3


* : Optional ,but recommended




IC+
IC Plus Semiconductor Corporation

Title		
IP101A Chip Circuit Diagram		
Size	Document Number	Rev
A	RMILUTP	
Date:	Wednesday, April 30, 2008	Sheet 2 of 3

DC 5V INPUT ONLY




CLOCK generate by IP101A



There could be more than 2 output REFCLK(50MHz) when using buffer 74LV244.

LED and PHY address Configuration

This schematic sets PHY address to 00001b.



LED0	LED1	LED2	LED3	LED4
Link	Dupx	10Act	100Act	COL



IC Plus Semiconductor Corporation

Title		
IP101A Chip Circuit Diagram		
Size	Document Number	Rev
A	RMILUTP	
Date:	Wednesday, April 30, 2008	Sheet 3 of 3