


# NM7010B<sup>+</sup> Datasheet (Ver. 1.1)



©2007 WIZnet Co., Inc. All Rights Reserved.

For more information, visit our website at <http://www.wiznet.co.kr>




## Document History Information

Revision	Data	Description
Ver. 1.0	OCTOBER , 2006	Release with NM7010B <sup>+</sup> Launching
Ver. 1.1	June 29, 2007	Add SPI signal Pin description(A14-A11)



# WIZnet's Online Technical Support

If you have something to ask about WIZnet Products, Write down your question on Q&A Board in WIZnet website ([www.wiznet.co.kr](http://www.wiznet.co.kr)). WIZnet Engineer will give an answer as soon as possible.



# NM7010B+ Datasheet

## <CONTENTS>

### 1. Introduction

- 1-1. Introduction
- 1-2. Block Diagram

### 2. Pin Assignments & Descriptions

- 2-1 Pin Assignments
- 2-2. Power & Ground
- 2-3 MCU Interfaces
- 2-4 Network Status & LEDs
- 2-5 Miscellaneous Signals

### 3. Timing Diagram

### 4. Dimensions

### 5. Connector Specification

## 1. Introduction

NM7010B+ is the network module that includes W3150A+ (TCP/IP hardwired chip), Ethernet PHY (RTL8201CP), MAG-JACK (RJ45 with X'FMR) with other glue logics. It can be used as a component and no effort is required to interface W3150A+ and PHY chip. The NM7010B+ is an ideal option for users who want to develop their Internet enabling systems rapidly.


NM7010B+ consists of W3150A+, Ethernet PHY and MAG-JACK.

- TCP/IP, MAC protocol layer: W3150A+
- Physical layer: Ethernet PHY
- Connector: MAG-JACK

### 1.1. Features


- Supports 10/100 Base TX
- Supports half/full duplex operation
- Supports auto-negotiation and auto crossover detection
- IEEE 802.3/802.3u Complaints
- Operates 3.3V with 5V I/O signal tolerance
- Supports network status indicator LEDs
- Includes Hardware Internet protocols: TCP, IP Ver.4, UDP, ICMP, ARP, PPPoE, IGMP
- Includes Hardware Ethernet protocols: DLC, MAC
- Supports 4 independent connections simultaneously
- Supports MCU bus Interface and SPI Interface
- Supports Direct/Indirect mode bus access
- Supports Socket API for easy application programming
- Interfaces with Two 2.0mm pitch 2 \* 14 header pin


## 1.2. Block Diagram



## 2. Pin Assignments & descriptions

### 2.1. Pin Assignments





I : Input  
 O : Output  
 I/O : Bi-directional Input and output  
 P : Power

## 2.2. Power & Ground

Symbol	Type	Pin No.	Description
VCC	P	JP1 : 1 , JP2 : 24	Power : 3.3 V power supply
GND	P	JP1 : 8, JP1 : 13, JP1 : 24, JP2 : 1 JP2 : 4, JP2 : 7 JP2 : 13, JP2 : 14 JP2 : 23	Ground

## 2.3. MCU Interfaces

Symbol	Type	Pin No.	Description
A14	I	JP1 : 7	<b>ADDRESS PIN OR SCLK(Serial Clock)</b> This pin is used to select a register or memory. When asserting SPI_EN pin high, this pin is used to SPI Clock signal Pin.
A13	I	JP1 : 10	<b>ADDRESS PIN or /SS (Slave Select) *</b> This pin is used to select a register or memory. When asserting SPI_EN pin high, this pin is used to SPI Slave Select signal Pin. In only SPI Mode, this pin is active low
A12	I	JP1 : 9	<b>ADDRESS PIN or MOSI (Master Out Slave In) *</b> This pin is used to select a register or memory. When asserting SPI_EN pin high, this pin is used to SPI MOSI signal pin.
A11	I/O	JP1 : 12	<b>ADDRESS PIN or MISO (Master In Slave Out) *</b> This pin is used to select a register or memory. When asserting SPI_EN pin high, this pin is used to SPI MISO signal pin.
A10~A8	I	JP1 : 11, JP1 : 14 JP1 : 15	<b>Address</b> Used as Address[10-8] pin
A7~A0	I	JP1 : 16 ~ JP1 : 23	<b>Address</b> Used as Address[7-0] pin
D7~D0	I/O	JP2 : 21, JP2 : 22 JP2 : 19, JP2 : 20 JP2 : 17, JP2 : 18 JP2 : 15, JP2 : 16	<b>Data</b> 8 bit-wide data bus
/CS	I	JP1 : 5	<b>Module Select</b> : Active low. /CS of W3150A <sup>+</sup>
/RD	I	JP1 : 4	<b>Read Enable</b> : Active low. /RD of W3150A <sup>+</sup>
/WR	I	JP1 : 3	<b>Write Enable</b> : Active low /WR of W3150A <sup>+</sup>

/INT	O	JP1 : 2	<p><b>Interrupt</b> : Active low</p> <p>After reception or transmission it indicates that the W3150A<sup>+</sup> requires MCU attention.</p> <p>By writing values to the Interrupt Status Register of W3150A<sup>+</sup> the interrupt will be cleared.</p> <p>All interrupts can be masked by writing values to the IMR of W3150A<sup>+</sup> (Interrupt Mask Register).</p> <p>For more details refer to the W3150A<sup>+</sup> Datasheet</p>
------	---	---------	---





## 2.4. Network status & LEDs

You can observe the network status using MAC-JACK LEDs. LED interface can be extended to the LED of the main board.

Symbol	Type	Pin No.	Description
L_COL	O	JP2 : 6	<b>Collision LED</b> : Active low when collisions occur.
L_100ACT	O	JP2 : 8	<b>Link 100/ACT LED</b> : Active low when linked by 100 Base TX, and blinking when transmitting or receiving data.
L_10ACT	O	JP2 : 10	<b>Link 10/ACT LED</b> : Active low when linked by 10 Base T, and blinking when transmitting or receiving data.
L_DUPX	O	JP2 : 11	<b>Full Duplex LED</b> : Active low when in full duplex operation. Active high when in half duplex operation.
L_LINK	O	JP2 : 12	<b>Link LED</b> : Active low when linked

## 2.5. Miscellaneous Signals

Symbol	Type	Pin No.	Description
/RESET	I	JP2 : 2	<b>Reset</b> : Active low Reset W3150A, RTL8201BL chip. For complete reset function this pin must be asserted low for at least 10ms.
SPI_EN	I	JP2 : 9	<b>SPI Enable</b> This pin selects Enable/disable W3150A+ SPI Mode This pin is internally pulled low for previous W3150A users. Even if there is no signal connection to this pin, it asserts low internally. So change to new version W3150A+ including SPI interface, there is no effort to change previous board design. Low = Disable W3150A+ SPI Mode High = Enable W3150A+ SPI Mode
NC	-	JP1 : 6, 25, 26, 27, 28 JP2 : 3, 5, 9, 25, 26, 27, 28	Not Connect

### 3. Timing Diagrams



NM7010B<sup>+</sup> provides following interfaces of W3150A<sup>+</sup>

- Direct/Indirect mode bus access
- SPI access

Refer to W3150A<sup>+</sup> datasheet for timing of NM7010B<sup>+</sup>



## 4. Dimensions



Symbols	Dimensions (mm)
A	48.0
B	4.0
C	25.0
D	22.4
E	18.4
F	1.0
G	2.0
H	2.0
I	16.0
J	13.4

# 5. Connector Specification

