

Reference System: Accessing Spartan-3AN In-System Flash using XPS SPI

Author: Sundararajan Ananthakrishnan, Brian Hill, Joshua Lu

Abstract

The application note demonstrates how to access the In-System Flash in the Spartan[®]-3AN FPGA *after* the FPGA is configured. The software application uses the XPS InSystem Flash core to access the In-System Flash in the MicroBlaze[™] processor-based reference system.

This application note describes the:

- XPS InSystem Flash parameter settings and Port Connections to access the In-System Flash (ISF) memory of Spartan-3AN FPGA.
- Software Application that uses the Xilinx In-System and Serial Flash software library (xilisf) to communicate with the Spartan-3AN ISF Memory.

This reference system is targeted for the Xilinx Spartan-3AN Starter Kit Revision D board.

IncludedThe reference system for the Xilinx Spartan-3AN Starter Kit Revision D board is included with
this application note. The reference system is available at:

https://secure.xilinx.com/webreg/clickthrough.do?cid=104114.

Introduction

Spartan-3AN FPGAs have In-system Flash (ISF) memory. The ISF memory array appears to the software application of a Spartan-3AN FPGA as a SPI-based serial Flash memory.

- The ISF memory is primarily designed to configure the FPGA automatically when power is applied. This is new feature in the Spartan-3AN FPGAs.
- The ISF memory is also available to the FPGA after configuration for various purposes, such as:
 - Simple non-volatile data storage.
 - Storage for identifier codes, serial numbers, IP addresses, etc.
 - Storage of MicroBlaze processor code that can be copied into CPU addressable memory, such as DDR2 SDRAM.

This application note explains about how to access the SPI based ISF memory after configuration using the ISF software library. Two applications are provided - one to program with flash with an application, and a bootloader to copy this application out of the flash into DDR2 memory and execute it.

© 2007-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

Hardware and Software Requirements

The hardware and software requirements are:

- Xilinx Spartan-3AN Starter Kit Revision D board
- Xilinx Platform USB Cable or Parallel IV Cable
- Serial null-modem cable
- Serial Communications Utility Program, such as HyperTerminal
- Xilinx Platform Studio 10.1.03 (10.1 with service Pack 3)
- Xilinx Integrated Software Environment (ISE)[®] 10.1.03 (10.1 with service Pack 3)
- Xilinx Software Development Kit 10.1.03

Reference System Specifics

The reference system has the MicroBlaze processor with the caches enabled to use the instruction cache (I-cache) and the data cache (D-cache) from the external DDR2 memory. In addition, the XPS InSystem Flash core with interrupts, the XPS BRAM controller, the XPS UART Lite core with interrupts, and the XPS Interrupt Controller (XPS INTC), cores are used in the reference system.

The reference system is shown the block diagram shown in Figure 1 and the address map of the reference system is shown in Table 1.




Figure 1: Reference System Block Diagram

Address Map

Table 1: Reference System Address Map

Instance	Peripheral	Base Address	High Address			
dlmb_cntlr / ilmb_cntlr	lmb_bram_if_ctlr	0x00000000	0x00003FFF			
LEDs_8Bit	xps_gpio	0x81400000	0x8140FFFF			
xps_intc_0	xps intc	0x81800000	0x8180FFFF			
xps_insystem_flash_0	xps insystem flash	0x86c00000	0x86c0FFFF			
RS232_DTE	xps uartlite	0x84000000	0x8400FFFF			
debug_module	mdm	0x84400000	0x8440FFFF			
DDR2_SDRAM	mpmc	0x8c000000	0x8FFFFFFF			

System Configuration


This Xilinx Spartan-3AN Starter Kit based reference system uses the MicroBlaze processor through the caches enabled. The XPS InSystem Flash core connects the ISF to the MicroBlaze processor through the PLBv46 bus in the reference system. The DDR2 SDRAM is used as the external memory and is configured to allow cacheline transactions from the MicroBlaze processor in the reference system. The Multi-Port Memory Controller (MPMC) is used to connect to the DDR2 SDRAM memory.

The XPS INTC core handles the interrupt signal from the XPS InSystem Flash controller.

The XPS InSystem Flash core is a 32-bit slave peripheral that connects to the PLBv46 and provides access to the ISF using SPI protocol.

Setting the XPS InSystem Flash core parameters

The XPS InSystem Flash core uses the XPS SPI IP core as the base core. The ISF primitive is instantiated in the core along with the XPS SPI IP core instantiation. This core is available as the *Memory and Memory Controller* part as shown in Figure 2.



X1034_02_032209

Figure 2: Add XPS InSystem Flash IP

Set the parameter, **Include both Receiver and Transmitter FIFOs** to **TRUE** to include the Transmit and Receive FIFOs in the XPS InSystem Flash. Set the the parameter, **Ratio of PLB Clock Frequency To SCK Frequency**, to the default value of **32**. In this system, the PLB bus clock frequency is 62.5 MHz, therefore, the SPI peripheral clock will operate at a frequency of 1.95 MHz. Because the core is the only slave, set the parameter, **Total Number of Slave Select Bits in SS Vector**, to **1**.

User 9	System	Buses	(HDL Toggle) 💯	Datasheet 🛛 🏹 Restore
di		C_FIFO		TRUE
		с ѕск	RATIO:SPI Clock Frequency Ratio	32
		C_NUM	<i>SS_BITS</i> :Number of Slave Select Bits	1
		C_NUM	<i>TRANSFER_BITS</i> :Number of Transfer Bits	8
		C_SIM_	MEM_FILE:HEX File for Memory Initialization	NONE
		C_SIM_	FACTORY_ID:Factory ID	10000000000
		C_SIM_	<i>USER_ID</i> :UserID	11111111111
		C_SIM_	<i>DELAY_TYPE</i> :Simulation Delay Type	SCALED

The XPS InSystem Flash parameters are shown in Figure 3.



XILISF Library

This section describes the Xilinx In-System and Serial Flash Library that accesses the In-System Flash memory and the example application that is used for reading and writing to the ISF memory.

Xilinx In-System and Serial Flash (xilisf) Library

The Xilinx In-System and Serial Flash (xilisf) Library supports the Xilinx In System Flash hardware. The library enables higher layer software (for example, an application) to communicate with the ISF. The library allows the user to write, read, and erase, the ISF. The user can also protect the data stored in the ISF from unwarranted modification by enabling the Sector protection feature.

All the APIs in the library are asynchronous. The transfer is initiated and the control is given back to the user application. The user application must keep track of whether the initiated operation is completed successfully.

The library uses the Xilinx XSpi driver in interrupt-driven mode or polled mode for communicating with the ISF. In interrupt mode, the user application must acknowledge any associated interrupts from the Interrupt Controller.

All the Xilinx ISF library APIs are listed in the Table 2.

Table 2: Functions of Library Xilisf

API	Description
int XIsf_Initialize(XSpi *Spi, u32 SlaveSel)	This is the API for initializing the ISF library. This function should be called before any other API in the ISF library can be called
int XIsf_GetStatus(u8 *ReadPtr)	This API returns the contents of the Status Register in the ISF
int XIsf_GetDeviceInfo(u8 *ReadPtr)	This API returns the various JEDEC compatible device information about the ISF which are read from the ISF.
int XIsf_Read(XIsf *InstancePtr, XIsf_ReadOperation Operation, void *OpParamPtr)	This API reads the data from the ISF.
int XIsf_Write(XIsf *InstancePtr, XIsf_WriteOperation Operation, void *OpParamPtr)	This API writes the given data to the ISF.
int XIsf_Erase(XIsf *InstancePtr, XIsf_EraseOperation Operation, u32 Address)	This API is used to erase the contents in the ISF.
int XIsf_SectorProtect(XIsf *InstancePtr, XIsf_SpOperation Operation, u8 *BufferPtr)	This API is used to perform Sector Protect related operations.
int XIsf_WriteEnable(XIsf *InstancePtr, u8 WriteEnable)	This API Enables/Disables writes to the Intel and STM Serial Flash.
int XIsf_loctl (XIsf *InstancePtr, XIsf_loctlOperation Operation)	This API configures and controls the Intel and STM Serial Flash.

Note: The address of xilisf stands for the 24-bit physical address of Atmel Flash. <u>UG333</u> disusses the 24-bit physical address.

To use the xilisf library, the user must choose to include it within their project. In the SDK Software Platform Settings window, under the OS & Library Settings section, select the xilisf library by checking the **Use** column as shown in Figure 4 to add the xilisf library to the system. In addition, the user must configure the xilisf library as shown in Figure 5.

* Software Platfo	rm Settings - micro	blaze_0				×
Software Platform	Processor Settings					
OS and Libraries Drivers	CPU Driver: cpu	•	CPU Driver '	Version: 1.11.b	•	
	Processor Parameters:					
	Name	Current Value	Default Value	Туре	Description	
	🖃 microblaze_0					
	compiler	mb-gcc	mb-gcc	string	Compiler used to compile	
	archiver	mb-ar	mb-ar	string	Archiver used to archive	
	extra_compiler_flags	-g -Os	-g	string	Extra compiler flags usec	
	xmdstub_peripheral	none	none	peripheral_instance	Debug peripheral to be u	
	<				>	
	-OS and Libraries Selection -					-
	OS: standalon ▼ Ver	sion: 2.00.	Default soft	ware platform. Provide	es basic processor related	
	Use Library Version	Description				
	xilmfs 1.00.a	 Xilinx Memory 	File System			2
	xilisf 1.00.a		m and Serial Fla	ash Library		
	xilflash 1.01.a	Construction and an and the second seco		/ MD CFI compliant para	illel flash	
	xilfatfs 1.00.a	Provides read	/write routines t	o access files stored c	on a FAT16/32 file system.	1
	🔲 lwip 3.00.a 💽	- IWIP TCP/IP S	tack library v3.0	0.a		
	🔲 lwip 1.00.a	lwIP TCP/IP S	tack library: lwIf	^o v1.3.0, Xilinx adapte	r v1.00.a	
	<				>	
						100
	Download Partner Library Def	inition Files				
1						
					OK Cancel	

X1034_04_032009

Figure 4: Software Platform Settings

Software Platform	Configuration for OS:	standalone v2.00	a				
OS and Libraries Drivers	Name		Current Value	Default Value	Туре	Description	
Dilvers	🚊 standalone						
	stdout		RS232 DTE	💙 none	peripheral instan	ce stdout peripheral	
	stdin		RS232_DTE	🗙 none		ce stdin peripheral	
	microblaze_ex	ceptions	false	💌 false	bool	Enable MicroBlaze E	xceptio
	😟 enable_sw_inl	trusive_profiling	false	💌 false	bool	Enable S/W Intrusive	e Profilii
	<	es			ini .		
	Name	Current Valu	e Default V	alue Type	e Description		
	😑 xilisf						
	serial_flash_fa	mily 7	1	int	Indicates the !	Serial Flash family type.	Enter 1
						X1034 05	032209

Figure 5: Configuration of Xillisf Library

ISF Organization

This application note will discuss the XC3S700AN device **only** as it is configured with the Xilinx Spartan-3AN Starter Kit board. Power-of-2 Addressing mode is not used nor discussed. See the <u>UG333 Spartan-3AN In-System Flash User Guide</u> for information on other Spartan 3AN devices.

The In-System Flash provides 8,650,752 bits (1,081,344 bytes) of storage, which is divided into sectors, blocks, and pages as shown in Figure 6. There are a total of 16 sectors, with each sector containing 32 blocks and each block containing 8 pages. One page is 264 bytes.




Figure 6: XC3S700AN In-System Flash Organization

The ISF contains enough space for two bitstreams. The system provided with this application note only places one bitstream in the ISF to maximize the space available for user applications.

The uncompressed configuration bitstream for a XC3S700AN device is 2,732,640 bits (341,580 bytes). This consumes 1,294 pages (341,616 bytes) of the flash (pages 0 - 1,293). The flash can not be erased in any quantity smaller than one whole page; it is necessary to round up to the next page to determine the first page usable for other purposes. Page 1294 is the first available for general because the bitstream uses part of page 1293.

Byte offset 341,616 (which can also be referred to as Sector 5, Block 1, Page 6, Byte 0. The user should convert this offset to a 24-bit physical address manually) is where the Program_ISF application, which is provided with this reference system, will program the S-Records of a software application to be loaded by the included bootloader.

Executing the Reference System

To execute the reference system, generate the bitstream and compile the software applications. The bitstream and the compiled software applications for this system are available in the ready_for_download directory under the project root directory. Configure a HyperTerminal or similar program to use the COM port. Connect the RS232 connector (J27) of the Spartan-3AN Starter Kit board to the COM port via a serial, NULL modem cable.

Set the HyperTerminal to Baud Rate of **9600**, Data Bits to **8**, Parity to **None**, and Flow Control to **None** as shown in Figure 7.

9600	~
8	×
None	~
1	~
None	~
Rest	ore Defaults
)K Cancel	Apply
	I None

Figure 7: HyperTerminal Settings

Executing the Reference System using the Pre-Built Bitstream and the Compiled Software Applications

To execute the system using files inside the <code>ready_for_download/</code> directory in the project root directory, follow these steps:

- 1. Change directories to the ready_for_download directory.
- 2. Use iMPACT to download the bitstream by using the following:

```
impact -batch xapp1034.cmd
```

- Invoke XMD and connect to the processor by the following command: xmd -opt xapp1034.opt
- 4. Download the desired executable by using the following command:

```
dow <executable name>.elf
```

Executing the Reference System from XPS

To execute the system using XPS, follow these steps:


- 1. Open system.xmp inside XPS.
- 2. Use Hardware Generate

 Bitstream to generate a bitstream for the system.

Note: If an error is encountered while generating the bitsream, see Figure 8 to modify the ucf file.

- 3. Use Software→Launch Platform Studio SDK to launch SDK.
 - a. After SDK has initialized, the Application Wizard is displayed. Click Cancel.
 - b. Deselect Project → Build Automatically.
 - c. Choose File \rightarrow Import.
 - d. Choose the Existing Projects into Workspace wizard.
 - e. In the Select root directory field, browse to the Software directory and click OK.
 - f. The Import Projects window is displayed. Click Finish to import all projects.
 - g. Build all applications by selecting $Project \rightarrow Clean$.
 - h. Choose Clean all projects.

- i. Check Start build immediately.
- j. Click **OK**.
- 4. Choose the software application to place in BRAM by selecting **Device Configuration** \rightarrow **Bitstream Settings**. Select **bootloader.elf** from the list box. Click **Save**.
- 5. Download the bitstream to the board with **Device Configuration** \rightarrow **FPGA**.
- 6. The newly compiled binaries are located in the applicable SDK_projects/<application>/Debug/ subdirectory. Right click on right on the desired project to download the desired application, then select **Run As** →**Run**.
 - a. The **Run** window appears. If this is the first time that this application is launched with SDK, click **New**, otherwise select the appropriate project from the list.
 - b. Click Run.
 - c. A warning dialog may appear that there is an existing session. Click **Yes** to proceed with downloading the desired application.



X1034_08_032209



The Bootloader

A bootloader is provided with this application note. The bootloader copies S-Records (a standard for representing memory data and regions as ASCII text) from the ISF to DRAM. The bootloader code and data are entirely in BRAM. As such, it is placed within the FPGA configuration file download.bit (if generated with XPS), or download_sdk.bit (if generated with SDK). IMPACT is used to program the download.bit file within the ISF. See Figure 9.




Figure 9: Placing download.bit in the ISF with Impact

Note: If the bootloader in download.bit is to be automatically used, set up the board to configure the FPGA with the In-System Flash. This is done with jumper block J26 set to Internal Master SPI. See Figure 10.

A previously generated <code>download.bit</code> is available in the <code>ready_for_download</code> area. If the user has followed the procedures in the "Executing the Reference System" section, a <code>download_sdk.bit</code> file will be available in the <code>SDK_projects/implementation</code> directory.



Figure 10: J26 Internal Master SPI

Now, when the board is reset, the bootloader will automatically run. At this time, no S-Records have been placed into the ISF for the bootloader to copy, therefore, the bootloader will display an error stating that invalid S-Resods are present:

ERROR: SREC line is corrupted

Impact is no longer needed, and may be closed at this time.

Program_ISF

This application note discusses placing the TestApp_Peripheral application in the Spartan-3AN In-System Flash. The Program_ISF application is provided to perform this task. Program_ISF accomplishes this by embedding the application to be placed in the ISF, in this case, TestApp_Peripheral, within its own executable image.

The process of embedding an application within Program_ISF begins by converting it to S-Records. This is done with **objcopy** in an EDK shell as shown below:

\$ mb-objcopy -0 srec <the executable>.elf flashimage.srec

The text file **flashimage.srec** is created. Use the linker to embed this data within the Program_ISF application. The linker can only link files of a format known by the linker. The flashimage.srec file is converted to an object file using objcopy:

\$ mb-objcopy -I binary -O elf32-microblaze -B microblaze \ --rename-section .data=.rodata,alloc,load,readonly,data,contents \ flashimage.srec flashimage.o

This command will take the input file, **flashimage.srec**, and create an object file, **flashimage.o**, suitable for linking. The symbol for this S-Record data is determined by the input file name, in this case, flashimage.srec. The symbols, _binary_flashimage_srec_start, _binary_flashimage_srec_end, and _binary_flashimage_srec_size, are created in the .rodata section.

This object file is then placed into a static library archive for ease of use.

\$ mb-ar r libflashimage.a flashimage.o

The result is that when Program_ISF is built, it can link with the library flashimage. With the symbols previously discussed, it can directly access the S-Record data.

To simplify this process, the **make_flash_obj** script is provided in the SDK_projects/Program_ISF directory. Rather than utilize this script by hand, a feature of the Xilinx Software Development Kit (SDK) is used. Prior to building an application, any userprovided script may be run. Configure Program_ISF to utilize this feature as shown in Figure 11.


Properties for I	Program_ISF 🛛 🗙
type filter text	C/C++ Build ⇔ ∗ ⇔ ∗
Info Builders C/C++ Build C/C++ Indexer Project References	Active Configuration Project Type: Xiinx MicroBlaze Executable Configuration: Debug Configuration: Debug Configuration: Debug Tool Settings Build Settings Tool Settings Build Settings Configuration: Environment Manage Configuration Settings Tool Settings Build Settings Environment Macros Pre-build step: Command: ,/make_flash_obj/./TestApp_Peripheral/Debug/TestApp_Peripheralelf Description: Command:
	OK Cancel

Figure 11: Using the make_flash_obj Script with SDK

TestApp_Peripheral is specified as the application to embed. To ensure that this binary is available and up-to-date, configure the Program_ISF application with this as a dependant project, so that it will be built before Program_ISF. See Figure 12.



Figure 12: Program_ISF Dependencies



Configure the Program_ISF application to link with the library which is generated by make_flash_obj, as well as with the librilisf library. See Figure 13.

Figure 13: Program_ISF Linker Settings

Download the Program_ISF binary built in the "Executing the Reference System" section.

- 1. Right click on the Program_ISF project, then select **Run As** \rightarrow **Run**.
- The Run window appears. If this is the first time that this application is launched with SDK, click New, otherwise select the Program_ISF project from the list.
- 3. Click Run.
- A warning dialog may appear stating that there is an existing session. Click Yes to proceed with downloading the desired application.

When run, the expected output is:

```
Programming 22494 bytes of ISF @ offset 341616:
Programming flash starting at sector 5 block 1 page 6
Programming flash starting at sector 5 block 1 page 7
Programming flash starting at sector 5 block 2 page 0
Programming flash starting at sector 5 block 2 page 1
Programming flash starting at sector 5 block 2 page 2
Programming flash starting at sector 5 block 2 page 3
Programming flash starting at sector 5 block 2 page 4
Programming flash starting at sector 5 block 2 page 5
Programming flash starting at sector 5 block 2 page 6
Programming flash starting at sector 5 block 2 page 7
Programming flash starting at sector 5 block 3 page 0
.....
.....
Programming flash starting at sector 5 block 12 page 2
Programming flash starting at sector 5 block 12 page 3
Verifying flash image, Please Wait.....
Done.
```

When the board is reset by the user, the bootloader should now copy TestApp_Peripheral out of the ISF and execute it as is shown below:

```
EDK Bootloader:
Copying S-Records from flash offset 0x00053670
Executing program starting at address: 0000000
-- Entering main() --
Running GpioOutputExample() for LEDs_8Bit...
GpioOutputExample PASSED.
Running UartLiteSelfTestExample() for debug_module...
UartLiteSelfTestExample PASSED
-- Exiting main() --
```

Note: If the bootloader cannot fit in the 16K BRAM, the user should set the compiler Optimization option as shown in Figure 14 or the extra compiler flag as shown in Figure 15.

🏟 Properties for bootlo	ader	
type filter text	C/C++ Build	(
Info Builders C/C++ Build C/C++ Indexer Project References	Active Configuration Project Type: Xlinx MicroBlaze Executable Configuration: Debug Configuration Settings Build Settings Build Steps Error Parsers Binary Parser Environment Debug Level Generate Debug symbols (-g) Optimization Level Size Optimized (-Os) Include Paths Debug and Optimization MicroBlaze C Linker Libraries Libraries Linker Script Miscellaneous Miscellaneous	Marage
	Restore Defaults	Apply
	OK _	Cancel

Figure 14: Debug and Optimization Settings

Jraries	ssor Settings				
CPUI	Driver: cpu	•	CPU	Driver Version: 1.11	I.b 💌
Proces	ssor Parameters:				
Nar	ne	Current Value	Default Value	Туре	Description
	microblaze_0				
	compiler	mb-gcc	mb-gcc	string	Compiler used to compile both BSP/L
	archiver	mb-ar	mb-ar	string	Archiver used to archive libraries fo
	extra_compiler_flags	-q -Os	-g	string	Extra compiler flags used in BSP and
	xmdstub_peripheral	none	none	peripheral_instance	Debug peripheral to be used with xr
-05 an	d Libraries Selection				
OS an	d Libraries Selection	Version: 2.00	a 🔻 D)efault software platfo	orm. Provides basic processor related
OS an		Version: 2.00	a 🔻 D	Default software platfo	orm. Provides basic processor related
OS an OS: Use	standalone Library Version xilmfs 1.00.a	Description Xilinx Memory	File System		orm. Provides basic processor related
OS an OS: Use	standalone Library Version xilmfs 1.00.a xilisf 1.00.a	Description Xilinx Memory Xilinx In-syste	File System m and Serial Flas	sh Library	
OS an OS: Use	standalone Library Version xilmfs 1.00.a xilfash 1.01.a xilflash 1.01.a xilflash 1.01.a	Description Xilinx Memory Xilinx In-syste Xilinx Flash lib	File System m and Serial Flas rary for Intel/AM	sh Library ID CFI compliant parall	Iel flash
OS an OS: Use	standalone Version xilmfs 1.00.a vilisf 1.00.a vilisf 1.00.a vilisf 1.01.a vilisfs 1.01.a vilisfs 1.00.a vilisifs 1.00.a vilis	Description Xilinx Memory Xilinx In-syste Xilinx Flash lib Provides read	File System m and Serial Flas rary for Intel/AM /write routines to	sh Library ID CFI compliant parall o access files stored o	
OS an OS: Use	standalone Version xilmfs 1.00.a vilisf 1.00.a vilisf 1.00.a vilisf 1.00.a vilifatfs 1.00.a	Description Xilinx Memory Xilinx In-syste Xilinx Flash lib Provides read IwIP TCP/IP S	File System m and Serial Flas rary for Intel/AM /write routines to tack library v3.00	sh Library ID CFI compliant parall o access files stored o D.a	lel flash n a FAT16/32 file system. Requires S
OS an OS: Use	standalone Version xilmfs 1.00.a vilisf 1.00.a vilisf 1.00.a vilisf 1.00.a vilifatfs 1.00.a	Description Xilinx Memory Xilinx In-syste Xilinx Flash lib Provides read IwIP TCP/IP S	File System m and Serial Flas rary for Intel/AM /write routines to tack library v3.00	sh Library ID CFI compliant parall o access files stored o	lel flash n a FAT16/32 file system. Requires S
OS an OS: Use	standalone Version xilmfs 1.00.a vilisf 1.00.a vilisf 1.00.a vilisf 1.00.a vilifatfs 1.00.a	Description Xilinx Memory Xilinx In-syste Xilinx Flash lib Provides read IwIP TCP/IP S	File System m and Serial Flas rary for Intel/AM /write routines to tack library v3.00	sh Library ID CFI compliant parall o access files stored o D.a	lel flash n a FAT16/32 file system. Requires S
OS an OS: Use	standalone Version xilmfs 1.00.a vilisf 1.00.a vilisf 1.00.a vilisf 1.00.a vilifatfs 1.00.a	Description Xilinx Memory Xilinx In-syste Xilinx Flash lib Provides read WIP TCP/IP S WIP TCP/IP S	File System m and Serial Flas rary for Intel/AM /write routines to tack library v3.00	sh Library ID CFI compliant parall o access files stored o D.a	lel flash n a FAT16/32 file system. Requires S

Figure 15: Extra Compiler Flag Settings

References

- 1. DS698 XPS InSystem Flash v1.00a Product Specification
- 2. UG332 Spartan-3 Generation Configuration User Guide
- 3. UG333 Spartan-3AN FPGA In-System Flash User Guide
- 4. UG334 Spartan-3A/3AN Starter Kit Board User Guide

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
11/21/07	1.0	Initial Xilinx release.
3/5/08	1.1	Updated to include bootloader.
4/13/09	1.2	Updated to use XPS Insystem Flash and the officially released xilisf library.

Notice of Disclaimer

Xilinx is disclosing this Application Note to you "AS-IS" with no warranty of any kind. This Application Note is one possible implementation of this feature, application, or standard, and is subject to change without further notice from Xilinx. You are responsible for obtaining any rights you may require in connection with your use or implementation of this Application Note. XILINX MAKES NO REPRESENTATIONS OR WARRANTIES, WHETHER EXPRESS OR IMPLIED, STATUTORY OR OTHERWISE, INCLUDING, WITHOUT LIMITATION, IMPLIED WARRANTIES OF MERCHANTABILITY, NONINFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL XILINX BE LIABLE FOR ANY LOSS OF DATA, LOST PROFITS, OR FOR ANY SPECIAL, INCIDENTAL, CONSEQUENTIAL, OR INDIRECT DAMAGES ARISING FROM YOUR USE OF THIS APPLICATION NOTE.