

# **Configuration Quick Start Guidelines**

Author: Stephanie Tapp

## **Summary**

This application note discusses the configuration and programming options for Xilinx complex programmable logic device (CPLD), field programmable gate array (FPGA), and PROM families, demonstrating some of the most popular configuration methods used for each family.

## Introduction

To help meet the different requirements of system designers, various methods for configuring Xilinx FPGAs and programming CPLDs and PROMs are available. This document describes the different configuration modes to assist the designer in selecting an appropriate configuration or programming method. Examples are provided for some of the most popular methods that allow for production and prototyping.

There are three general steps necessary to configure or program a Xilinx programmable logic device described below. For more information, refer to the Xilinx Software manuals.

## Step 1 - Design Entry

Software design entry tools are used to create a design in VHDL, Verilog, ABEL, or Schematic.

#### Step 2 - Implementation

Software implementation tools are used to fit the design netlist into the desired Xilinx architecture and produce a configuration bitstream or JEDEC file.

#### • Step 3 - Configuration or Programming

Configuration is the process of downloading configuration data into an FPGA using an external data source, such as a PROM, CPLD, or microprocessor.

Programming is the process of loading the configuration data or program data into a CPLD or PROM (Figure 1).




Figure 1: Flow Overview to Configuration and Programming

#### **Device Definitions**

Xilinx produces three types of programmable logic devices. Below is a brief description of these product types to help the designer understand the configuration needs for each.

#### **FPGAs**

Xilinx FPGAs are volatile because they are based on SRAM technology. That is, the device loses its configuration if the power to the device is turned off. FPGAs typically utilize an external

© 2001–2003, 2007 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.



memory device, such as a PROM for production type environments to prevent the loss of configuration data in a power outage. FPGAs can be programmed using a cable without an external storage device.

#### **PROMs**

Xilinx PROM devices are non-volatile devices, which are typically used to store configuration data for Xilinx FPGAs. These devices are available in two different types:

- One-time programmable (OTP) PROMS
- In-system programmable (ISP) reprogrammable PROMs (XC18V00, Platform Flash)

#### **CPLDs**

Xilinx CPLDs are generally non-volatile, utilizing EEPROM or flash-cell technology. Since they do not require an external memory device, the non-volatile nature of Xilinx CPLDs leads to different requirements in the programming process.

# Software Tools Overview

This section briefly describes the software available for Xilinx FPGA, CPLD, and PROM products. The software tools shown in Table 1 serve two purposes for configuring and programming a Xilinx device:

- 1. Generate a configuration or programming file; a bitstream (.bit file) for FPGAs, a JEDEC (.jed) file for CPLDs, or a PROM file (.mcs, .exo, .tek) for PROMs.
  - Design entry tools generate a design netlist.
  - Implementation tools generate a bitstream or JEDEC file.
  - iMPACT software generate a PROM file from a design netlist.
- 2. Download the file to the device:
  - iMPACT Xilinx Software Download Tool used to program any chain of Boundary-Scan (JTAG) compliant Xilinx devices, or to program FPGA devices in Slave Serial mode or SelectMAP mode.

Table 1: Available Xilinx Software Packages

Product Name	Foundation (DE>IMP>CP) <sup>(1)</sup>	Foundation ISE (DE>IMP>CP) <sup>(1)</sup>	WebPACK ISE (DE>IMP>CP) <sup>(1)</sup>	Alliance (IMP>CP) <sup>(1)</sup>	WebFITTER (DE>IMP) <sup>(1)</sup>
Virtex <sup>™</sup> Series/ Virtex-II Series/ Virtex-II Pro <sup>™</sup> Platform FPGAs	✓	✓	<b>√</b> (2)	Р	
Spartan <sup>™</sup> -II/IIE/3 Families (FPGA)	<b>√</b>	✓	<b>√</b> (2)	Р	
XC9500/XL/XV Families (CPLD)	✓	<b>√</b>	✓	✓	✓
CoolRunner™/CoolRunner-II™ Family (CPLD)	✓	✓	✓	✓	✓
XC18V00/Platform Flash Families (ISP PROM)	✓	✓	✓	✓	✓
XC1700L, XC17S00A, XC1700E, XC17V00, SC17S00 Families (OTP PROM) <sup>(3)</sup>	<b>√</b>	<b>√</b>	<b>√</b>	<b>√</b>	

#### Notes:

- 1. DE = Design Entry Software included; IMP = Implementation Software included; CP = Configuration or Programming Software included.
- 2. Refer to the latest version of WebPACK for FPGA device support.
- One-time programmable (OTP) PROMs can have a programming fall-out rate up to 5% due to the inherent test limitations of a one-time programmable device.



## Selecting a Configuration Mode

Before deciding on the configuration environment, it is important to be aware of the available configuration modes. Table 2 shows the modes supported by each family with a description of each mode following the table.

Table 2: Modes Supported (by Family)

	JTAG Mode	SelectMAP/ Slave-Parallel Mode	Master-Serial Mode	Slave-Serial Mode	Standalone Programmer Mode
Virtex Series/ Virtex-II Series/Virtex-II Pro Platform FPGAs	✓	✓	<b>√</b>	✓	
Spartan-II/IIE Families (FPGA)	✓	<b>√</b>	✓	<b>√</b>	
XC9500-XL/XV Families (CPLD)	✓				✓
CoolRunner/CoolRunner-II Family (CPLD)	✓				✓
XC18V00/Platform Flash ISP PROM Families	✓				<b>√</b>
OTP PROM Families					✓

## **FPGA Supported Modes**

## JTAG or Boundary-Scan Mode

JTAG or Boundary-Scan mode is an industry standard (IEEE 1149.1, or 1532) serial programming mode. External logic from a cable, microprocessor, or other device is used to drive the JTAG specific pins, Test Data In (TDI), Test Mode Select (TMS), and Test Clock (TCK). This mode has gained popularity due to its standardization and ability to program FPGAs, CPLDs, and PROMs through the same four JTAG pins. The data in this mode is loaded at one bit per TCK.

## SelectMAP/Slave-Parallel Modes

SelectMAP™ mode is supported by the Virtex Series, and Slave-Parallel mode is supported by the Spartan-II family. SelectMAP/Slave-Parallel modes allow parallel reading and writing through byte-wide ports. An external clock source, microprocessor, download cable or other FPGA is required. The data is loaded one byte per CCLK in this mode. This mode is typically used as a configuration mode on Virtex/Virtex-E/Virtex-II, Virtex-II Pro, or Spartan-II/IE/3 devices when configuration speed is an important factor.

#### **Master-Serial Mode**

Master-Serial mode is supported by all Xilinx FPGA families, but not Xilinx CPLDs. It is the simplest configuration method for FPGAs. The FPGA loads configuration data from a serial PROM. Using the FPGA to provide the clock, it virtually load itself and utilizes its internal oscillator, which drives the configuration clock. The FPGA provides all the control logic. In this mode, data is loaded at one bit per CCLK.

#### Slave-Serial Mode

Slave-Serial mode, like Master-Serial, is supported by all Xilinx FPGA families, but not Xilinx CPLDs. It uses an external clock and allows for daisy-chain configurations. In this mode, an external clock, such as a microprocessor, another FPGA, or download cable are required. Data in this mode is loaded at one bit per CCLK.



## **CPLD/PROM Supported Modes**

## **Standalone Programmer Mode**

Standalone Programmer mode is supported by Third-Party Programmers and the HW-130 Programmer.

## JTAG or Boundary-Scan Mode

JTAG or Boundary-Scan mode is an industry standard (IEEE 1149.1, or 1532) serial programming mode. External logic from a cable, microprocessor, or other device is used to drive the JTAG specific pins, Test Data In (TDI), Test Mode Select (TMS), and Test Clock (TCK). This mode has gained popularity due to its standardization and ability to program FPGAs, CPLDs, and PROMs through the same four JTAG pins. The data in this mode is loaded at one bit per TCK.

## Programming/ Configuration Options

The next section provides an overview of all configuration or programming flows for each family.

## **CPLD Programming Options**

The CPLD programming flow starts after the CPLD fitter software generates the JEDEC file. The CPLD Fitter software is embedded in all Xilinx software packages shown in Table 1, page 2. Figure 2 shows the options available for downloading the JEDEC file into the CPLD device.




Figure 2: CPLD Programming Options

#### **ATE/Embedded Solutions**

Embedded solutions are becoming very popular as board densities increase and microprocessors become commonplace in many systems. For examples of how to use Xilinx CPLDs in ATE or embedded systems, see the Xilinx ATE web page or the Xilinx Embedded Solutions web page.

#### **iMPACT Software**

iMPACT is a software tool that is used to download a JEDEC file to a CPLD using a cable through the Boundary-Scan (JTAG) pins. This software program is included in all of the Xilinx



software packages shown in Table 1, page 2 with the exception of the WebFITTER. For more information, see the Xilinx Software manuals.

## **HW-130 and Third-Party Programmers**

HW-130 is the Xilinx stand-alone programmer, which is used in prototyping environments for programming many of the Xilinx CPLDs.

Third-Party Programmers, such as Data I/O and BP Microsystems, support many Xilinx CPLDs. For details on supported Programmers, see the Xilinx Programmer web page.

## **FPGA Configuration Flows**

Refer to Table 1 for the software packages available to generate FPGA bitstreams. Figure 3 shows the options for downloading the bitstream into the FPGA device.




Figure 3: FPGA Configuration Options

#### **iMPACT Software**

iMPACT is a Xilinx software program used to download a bitstream to FPGA through a Xilinx Parallel IV or MultiLINX cable using the Slave Serial, SelectMAP, Slave Parallel, or Boundary-Scan (JTAG) connections. This software tool is included in all Xilinx software packages for FPGAs mentioned in Table 1. See the Xilinx Software manuals.

#### **Embedded Solutions**

Embedded solutions are becoming very popular as board densities increase and microprocessors become commonplace in many systems. For examples of using Xilinx FPGA devices in embedded systems, see the Xilinx <a href="Embedded Solutions">Embedded Solutions</a> web page.

#### **PROMs**

A PROM is a companion memory device to the FPGA. Configuring the FPGA from a PROM is one of the most widely used configuration methods. The PROM must be configured with the data intended for the FPGA. When the PROM is placed in the system, the FPGA configures itself from the memory device. This method supports Master-Serial, Slave-Serial, SelectMAP, and Slave-Parallel modes.



#### **PROM Flows**

PROMs, companion devices for the FPGA families. The iMPACT software tool converts the bitstream targeted to an FPGA family into a PROM file. Figure 4 shows the options available for downloading the PROM file into the PROM device.




Figure 4: PROM Programming Options

#### **iMPACT Software**

iMPACT is a software tool used to create a PROM file and to download a PROM file into an ISP PROM (XC18V00/Platform Flash). This software tool is included in all Xilinx software packages for PROMs mentioned in Figure 1, page 2. See the Xilinx Software manuals.

## **HW-130 and Third-Party Programmers**

HW-130 is the Xilinx desktop programmer. The Xilinx desktop programmer is used in prototyping environments and can program both types of Xilinx PROMs.

Third-party programmers, such as Data I/O and BP Microsystems, support many Xilinx CPLDs. For details on available third-party support, see the <a href="Programmer">Programmer</a> web page.

**Note:** One-time programmable (OTP) PROMs can have a programming fall-out rate up to 5% due to the inherent test limitations of a one-time programmable device.

## Tips for Selecting a Configuration or Programming Method

The system designer needs to consider whether the system being developed is for a prototyping environment, a production environment, or both. After this question is answered, the configuration choices can be narrowed. The recommended options for a prototyping environment are discussed first.



#### **Prototyping Environment**

A prototyping environment requires easy access to the device for multiple reconfigurations. In this type of environment, two options work best (Table 3).

Table 3: Prototyping Recommended Configuration Options

Options	CPLD	FPGA	PROM
Xilinx Configuration or Programming Software with Cable	iMPACT Software	iMPACT Software	iMPACT Software (ISP PROM Option)
Desktop Programmer	HW-130/MultiPRO Desktop Tool <sup>(1)</sup>	Not Applicable (FPGAs are volatile devices)	HW-130/MultiPRO Desktop Tool <sup>(1)</sup>

#### Notes:

1. See [Ref 1] or [Ref 2] for device support.

#### **Production Environment**

For a Production environment, reconfiguration is not as high a priority as fast programming times and robust configuration methods that retain configuration data. For this kind of environment, several options are listed in Table 4.

Table 4: Production Recommended Configuration Options

Options	CPLD	FPGA	PROM
Embedded Solution	Custom code (refer to [Ref 3])	Custom code (refer to [Ref 3])	Custom code (refer to [Ref 3] for ISP PROMs)
Automatic Test Equipment (ATE)	ATE/Third-Party JTAG tools	Not Typical (FPGAs are volatile devices)	ATE/Third-Party JTAG tools
Third-Party Programmers (e.g., BP Microsystems, DataIO)	Programmers supported	Not Applicable (FPGAs are volatile devices)	Programmers supported
PROM	Not Applicable (CPLDs are non- volatile devices)	PROM supported	Not Applicable

Xilinx Common Configuration/ Programming Setups

This section provides the Xilinx user a quick summary of some of the more common configuration and programming setups. The setups shown here are designed to be used for a prototyping and production environment. A brief description of the setup advantages, required software and hardware, and hardware connections are described for each setup.

## **CPLD JTAG Chain Setup**

The CPLD JTAG Chain (XC9500/XL/XV or CoolRunner) is the most common programming method for CPLDs, since it can be used for both prototyping and production environments.

#### Advantages:

- In-System Programming support.
- Requires only the four JTAG pins to configure and test the chain.

#### Hardware Used:

Combination of Xilinx CPLD devices (XC9500/XL/XV or CoolRunner)

- For prototyping: Xilinx Cable (Parallel IV or MultiLINX).
- For production: microprocessor (embedded solution), automatic test equipment (ate), or third-party programmer.



#### Software Used:

Xilinx CPLD programming JEDEC files (Foundation/Alliance or WebPACK software packages create the JEDEC file)

- For prototyping: iMPACT Software.
- For production: Xilinx CPLD programming JEDEC files are converted to Xilinx serial vector files (.svf) for use with a microprocessor, ATE, or third-party programmer ([Ref 3]).

See the Xilinx ATE and Programmer webpages for more information.

#### **Hardware Considerations**

The connections to implement a CPLD JTAG chain are shown in Figure 5.




Figure 5: CPLD JTAG Chain Connections

When using a JTAG Chain with mixed voltage devices, as shown in Figure 5, extra care must be taken to ensure the integrity between the devices. Refer to the device's data sheet for the appropriate voltage operating ranges. In this example, using a 5V, 3.3V, and 2.5V device in a single JTAG chain, although not as typical, allows consideration for a mixed voltage chain to be discussed.

To accommodate both the XC9500 (5V) and XC9500XV (2.5V) devices, the  $V_{CCIO}$  signals should be tied to 3.3V. This drives the TDO pin on all of the devices at 3.3V, which meets the voltage requirements. For the XC9500XV, only the  $V_{CCIO}$  bank (1 or 2) where the TDO pin is located needs to be driven at 3.3V.

When using a cable with this setup, it should be driven at 3.3 V. This ensures that the TMS and TCK TAP pin values are within the required voltage ranges for all of the specified devices in Figure 5. Since the 5 V part receives slightly lower, but acceptable signal levels, good signal integrity is another practice that should be given appropriate consideration. Refer to the following sections for tips and techniques to ensure proper integrity strength and general practices on implementing a CPLD JTAG chain.

#### General JTAG Checklist

- 1. Include buffers on TMS and TCK signals interleaved at various points for larger JTAG chain of more than five devices to account for unknown device impedance.
- 2. Make sure the  $V_{CC}$  is within the rated value: 5V ±5% for the XC9500 device, 3.3V ±10% for XC9500XL/CoolRunner devices, and 2.5V ±10% for the XC9500XV device.
- 3. Provide both 0.1  $\mu$ F and 0.01  $\mu$ F capacitors at every  $V_{CC}$  point of the chip and attach them directly to the nearest ground.



#### XC9500/XL/XV Specific Checklist

- 1. The TDI and TMS (JTAG) pins have internal pullups for the XC9500/XL/XV families and do not require any external pullups since the pins are dedicated for JTAG use.
- 2. It is vital that the XC9500/XL/XV devices be provided with very clean (noise free) voltage supplied to the V<sub>CCINT</sub> pins within the correct range.
- 3. The JTAG Clock for the XC9500/XL devices, TCK, has a maximum frequency of 10 MHz.
- 4. When deciding the placement of devices in a mixed voltage chain, care should be taken to ensure compatibility. For instance, the XC9500XV parts are not 5 V tolerant, and care should be taken to ensure the device inputs are driven by the appropriate voltage levels.

#### CoolRunner Specific Checklist

- 1. The PortEn pin should be connected to ground when using dedicated JTAG pins as recommended in this programming setup example.
  - **Note:** If the JTAG pins need to be used as dual-purpose I/Os, the PortEn pin should be jumpered out. The PortEn pin is driven high to re-establish connection with the JTAG pins.
- 2. The CoolRunner JTAG pins should have an external 10  $k\Omega$  resistor placed on them to prevent them from floating.
- 3. The JTAG clock for the CoolRunner devices, TCK, has a maximum frequency of 10 MHz.

## **Software Implementation Considerations**

The software JEDEC files need to be created to program the devices. The Software Implementation Options that should be considered when creating the JEDEC programming files are shown in the following GUIs. The XC9500/XL/XV implementation options are the same for all Xilinx software packages. The implementation software default settings for the XC9500/XL/XV devices are recommended for this example with the exception of the option described below:

**Create Programmable GND Pins on Unused I/O** – By default this option is not selected. It is recommended to check this option to prevent unused I/O from floating and drawing additional power (Figure 6).




Figure 6: Xilinx XC9500/XL/XV Implementation Options in WebPACK ISE Software Package



The software default settings in Figure 7 for the CoolRunner devices are recommended to be used for this example. Two of the most important options for programming a user should be aware of are described below:

- Pull Up Unused I/O Pins By default, this option is selected. This is the recommended state to prevent additional power draw due to the CMOS I/O.
- Reserve JTAG Port Pins for ISP By default, this option is selected and for purposes of
  this example, it is recommended to leave this option as default. This option would be
  deselected only if the user intended the JTAG pins to be used as dual-purpose I/Os.




Figure 7: CoolRunner Implementation Options in WebPACK ISE Software Package

#### **Software Download Considerations**

The last step needed to complete the implementation of a CPLD JTAG chain is programming the bitstream to the device. With the JTAG chain programming, this can be done for both prototyping and production environments.

#### Prototyping Environment

In a prototyping environment, it is very common to use a Xilinx programmer, which is comprised of a stand-alone downloadable software module that requires a Xilinx cable and access to the JTAG pins of the devices.

When targeting the CoolRunner or 9500/XL/XV family, use the Xilinx iMPACT Software tool to download the JEDEC file to the part. Always be certain to use the latest version of the software.

#### **Production Environment**

In a production environment, ATEs or third-party programmers are more common. In general, these tools supply faster programming times, and in many cases, supply a means to program more devices at a given time.

For this environment, a JEDEC file is normally converted into a standard vector format (.svf) file. This file format is a widely accepted standard by vendors and is a common way to distribute programming files. This format is an optional output of the Xilinx programmers described above in the Prototyping section. A description of how these files are created in the Xilinx programmers can be found in application note [Ref 3].



# Virtex Series or Spartan-II Master Serial and Boundary-Scan (JTAG) Combination Setup

Master Serial mode and Boundary-Scan (JTAG) mode are two of the most commonly used configuration modes for the Virtex series and Spartan-II devices.

#### · Advantages:

- The combination of the Master-Serial mode with the Boundary-Scan (JTAG) mode gives the user a versatile setup which allows for easy debug and multiple configuration methods.
- Master Serial mode provides a simple and robust configuration mode for production, and the Boundary-Scan (JTAG) mode provides in-system programming support for flexibility when configuring a chain in the prototyping stage.
- Hardware Used: Any combination of Xilinx Virtex/Virtex-E or Spartan-II devices and companion XC18Vxx/Platform Flash companion devices.
  - For Prototyping: Xilinx Cable (Parallel IV or MultiLINX).
  - For Production: Xilinx PROM and supporting Programmer /Software.
- **Software Used:** Xilinx FPGA programming bitstream (.bit files) (Foundation or Alliance software packages create the bitstream.)
  - For Prototyping: iMPACT Software.
  - For Production: Xilinx iMPACT Software (Included in the Foundation, Alliance software packages) to create Xilinx PROM files (.mcs, .exo) and appropriate Third-Party Programmer software.

#### **Hardware Considerations**

The hardware connections to implement the Master Serial/Boundary-Scan (JTAG) Mode Combination are shown in Figure 8 for the Virtex Series or Spartan-II families.




Figure 8: Virtex/Spartan-II Master Serial and Boundary-Scan (JTAG) Mode Connections



Additional hardware considerations are listed below:

- Refer to the appropriate family data sheets for voltage values required for each part.
- For Spartan-II or Virtex series mode pins, the following settings are required:
  - $\bullet$  Master-Serial mode M0 = 0, M1 = 0, M2 = 0
  - Boundary-Scan (JTAG) mode M0 = 1, M1 = 0, M2 = 1
- Boundary-Scan (JTAG) pins For both Virtex and Spartan-II devices, internal programmable weak pullups are provided by default on the TMS, TCK, and TDI pins. TDO is floating.
- Output buffer can source up to 24 mA and sink up to 48 mA
- The maximum Boundary-Scan (JTAG) clock, TCK, for the Virtex and Spartan-II devices is 33 MHz.

## **Software Implementation Considerations**

Once the hardware setup has been established, the software bitstreams need to be created to prepare for programming the devices. When using this configuration setup with the Virtex or Spartan-II devices, the following software implementation options need to be considered when generating the bitstream (Figure 9).




Figure 9: Startup Options for Virtex or Spartan-II

The above defaults for the startup options should be used with the exception of the **Start-Up Clock**. This should be changed to **JTAGCLK** when creating a bitstream for a Boundary-Scan (JTAG) download.

- Start-Up Clock The bitstream must be generated with the appropriate startup clock option for the part to be configured properly. Start-Up Clock by default is set to CCLK for Master Serial Mode. When generating a bitstream for Boundary-Scan (JTAG) Mode the option must be set to JTAGCLK in the pull-down menu of the GUI or using bitgen's command line:
- For configuring using Boundary-Scan (JTAG):

bitgen -g startupclk:jtagclk designName.ncd

For configuring via Master-Serial:

bitgen -g startupclk:cclk designName.ncd

**Note:** If a setup is using these two configuration modes, two bitstreams must be generated, one for the Boundary-Scan (JTAG) download and the other for the Master Serial download.



The Virtex or Spartan-II configuration options are the same for all of the Xilinx software packages. The default configuration option settings are recommended for this example, and some of the important options are described below:

- Configuration Rate is an implementation option which controls the speed of the CCLK in Master Serial Mode.
- The configuration options include programmable pull ups on the mode pins, PROGRAM, DONE, and CLK. The Boundary-Scan (JTAG) pins should be left as default.

For more detailed information or information on command line options, refer to the Development System Reference Guide under the target Software manuals version.

#### **Software Download Considerations**

After the bitstream has been created, follow the recommended programming options for this setup as discussed below (Figure 10).

## **Prototyping**

For prototyping with this setup, the Xilinx iMPACT Software is commonly used. The Xilinx iMPACT Software is comprised of a stand-alone downloadable software module, which requires a Xilinx cable to download the bitstream from the PC to the device. To achieve this, access to the four Boundary-Scan (JTAG) pins of the Virtex, Spartan-II, or the XC18V00 device is required.

Use the Xilinx iMPACT Software to download the bitstream to the part.




Figure 10: Configuration Options for Virtex or Spartan-II Devices

#### **Production**

In the production environment, it is important that systems are not affected by power glitches or power down situations. Because the FPGA devices are volatile, a power outage erases the device contents. In order to ensure that the programmed data is not lost when the system is shut off, it is recommended to use a mode like Master Serial. The configuration data is permanently stored in the PROM in this example. If a power outage occurs, the data in the PROM reconfigures the FPGA when power is regained. Below are the steps needed to program a XC18V00 PROM.

- Use the iMPACT Software file generation mode to format the bitstream into a PROM file.
- An ATE/Third-Party Programmer to download to the XC18V00 in system.



#### Support

For more information about configuration, there are a number of Xilinx-specific application notes on the Xilinx Configuration Solutions web page.

## Configuration Checklist

Before designing a board with FPGAs/CPLDs, Xilinx recommends that consideration be given to the following issues concerning configuration.

#### Hardware

- Boundary-Scan (JTAG) Related
  - If there are multiple FPGAs/CPLDs/(ISP)PROMs in a configuration chain, consider adding jumpers to isolate the devices to allow each to be loaded separately for debugging.
  - Be sure to treat configuration or Boundary-Scan (JTAG) clocks like any other high-speed clock.
  - Consider adding extra spare pins to the design to bring signals out for later debugging.
  - Place buffers on TMS or TCK signals interleaved at various points on the Boundary-Scan (JTAG) circuitry to account for unknown device impedance.
  - Put the rest of the JTAG chain into HIGHZ mode by selecting the HIGHZ preference on iMPACT Software when having difficulty programming a particular part. This reduces any noise seen by the part.
  - If free running clocks are delivered into a Boundary-Scan (JTAG) device, it can be necessary to disconnect or disable their entry into these devices during ISP or Boundary-Scan (JTAG) operations.

#### Cable Related:

- Do not attach extension cables to the target system side of the cable, because this
  can compromise configuration data integrity and cause checksum errors.
- Attach cable configuration leads firmly to the target system.
- The Parallel Cable used with PCs draws less power from the target LCA board than the MultiLINX cable. This is because the MultiLINX cable utilizes an embedded microprocessor and has additional features like SelectMAP/USB support that the parallel cable does not have.
- Design for the ability to configure using a cable, as well as your selected production configuration method. This allows for programming options and a method for debugging the part easily.

#### Board Related:

- Include the ability to set the mode pins to different values using jumpers.
- Remember signal integrity issues, termination, edge rates, ground bounce, and trace layout.
- For designs over 60 MHz, Xilinx recommends that simulation of board-level switching be done to ensure there are no reflection or ground bounce issues.
- Keep in mind simultaneous switching output issues.
- Ensure that the ground pins are not overloaded to prevent ground bounce on the outputs.
- Unused I/Os can be set as outputs tied to ground to add extra grounding to a device.
- If there is space, add LEDs to the DONE pins so that it can be determined whether or not the FPGAs were configured.



- Put test points on the key configuration pins (DOUT, INIT, DONE, and PROGRAM) for debug and status information.
- Do not overload configuration signals. Check the fan-out/fan-in loading of the configuration signals.
- Use the Output Enable on your clock source. This can allow stopping the system clocks during configuration to check for cross-talk and other noise issues
- Be aware of switching noise that might cause erase time or programming time extension as the design progresses, especially for long chains.
- Make sure the V<sub>CC</sub> is within the rated value for devices being used.
- Provide both 0.1  $\mu$ F and 0.01 $\mu$ F capacitors at every  $V_{CC}$  point of the chip, and attach them directly to the nearest ground.

#### Software:

- ★ Xilinx <u>WEBPACK</u> has the latest iMPACT Software and can be used as a lab install for acquiring the download software without installing the entire software suite of tools.
- Read the documentation on the configuration options in the Foundation/Alliance software manuals.
- Consider programmable pull up and pull down needs I/O pins that are set in the software for configuration.
- Check if release of DONE after or before the DLL has locked on the system clock.
- Do not put regular design signals on configuration pins.
- The STARTUP block is not recommended for Virtex /Spartan-II designs. If using this feature, be sure the internal signals do not conflict and lock up the part after configuration. The STARTUP reset polarity and the regular system reset needs to be of the same polarity.
- ◆ Check for system noise by running the IDCODE looping instruction in iMPACT Software (Operations → Idcode looping), displaying the edit window. Specify the number of loops desired. The operation should complete this correctly (100 percent); otherwise, there might be system noise.
- Use the latest version of Xilinx Parallel IV cable, which has a serial number greater than 5000.

## **Configuration Problem Solvers**

The following software tools step the user through configuration problems based on the inputs the user provides the tool. Go to: http://www.xilinx.com/support/troubleshoot/psolvers.htm

## Conclusion

Configuration is a very important, but often an under-emphasized step when using PLDs. Understanding the options and using the guidelines in this application note should help to make the process of programming or configuring a PLD easier.

## References

- 1. DS014, MultiPRO Desktop Tool.
- 2. DS019, HW-130 Programmer.
- 3. XAPP058, Xilinx In-System Programming Using an Embedded Microcontroller.



# **Revision** History

The following table shows the revision history for this document.

Date	Version	Revision	
02/14/01	1.0	Initial Xilinx release	
02/26/01	1.1	Minor edits done.	
08/02/01	1.2	Minor edits done.	
06/10/02	1.3	Added "Virtex Series" and "Virtex-II Series Platform FPGAs."	
07/24/03	1.4	Updated for Platform Flash and Spartan-3 devices.	
10/02/07	1.5	<ul> <li>Minor edits done.</li> <li>Added section "References," page 15.</li> <li>Updated template.</li> </ul>	

## Notice of Disclaimer

Xilinx is disclosing this Application Note to you "AS-IS" with no warranty of any kind. This Application Note is one possible implementation of this feature, application, or standard, and is subject to change without further notice from Xilinx. You are responsible for obtaining any rights you may require in connection with your use or implementation of this Application Note. XILINX MAKES NO REPRESENTATIONS OR WARRANTIES, WHETHER EXPRESS OR IMPLIED, STATUTORY OR OTHERWISE, INCLUDING, WITHOUT LIMITATION, IMPLIED WARRANTIES OF MERCHANTABILITY, NONINFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL XILINX BE LIABLE FOR ANY LOSS OF DATA, LOST PROFITS, OR FOR ANY SPECIAL, INCIDENTAL, CONSEQUENTIAL, OR INDIRECT DAMAGES ARISING FROM YOUR USE OF THIS APPLICATION NOTE.