• 简体中文
• English

AD5622 2.7 V to 5.5 V, <100 µA, 12-Bit nanoDAC® with I2C Compatible Interface, Tiny SC70 Package

Available in 6-lead LFCSP and SC70 packages. Max 100µA power consumption, single-supply operation. This part operates from a single 2.7 V to 5.5 V supply and typically consumes 0.2 mW at 3 V and 0.4 mW at 5 V, making it ideal for battery-powered applications. The on-chip output buffer amplifier allows the output of the DAC to swing rail-to-rail with a typical slew rate of 0.5 V/µs. Reference derived from the power supply. Standard, fast and high speed mode I2C interface. Designed for very low power consumption. Power-down capability. When powered down, the DAC typically consumes <150 nA at 3 V. Power-on-reset and brown out detection.

The AD5602/AD5612/AD5622, members of the nanoDAC® family, are single 8-/10-/12-bit buffered voltage-out DACs that operates from a single 2.7 V to 5.5 V supply, consuming <100 µA at 5 V. The AD5602/AD5612/AD5622 comes in a tiny LFCSP and SC70 packages. Each DAC contains an on-chip precision output amplifier allows rail-to-rail output swing to be achieved.

The AD5602/AD5612/AD5622 utilizes a 2-wire I2C-compatible serial interface that operates in standard (100 KHz), fast (400 KHz) and high speed (3.4 MHz) modes.

The references for AD5602/AD5612/AD5622 are derived from the power supply inputs and to give the widest dynamic output range. Each part incorporates a power-on reset circuit that ensures the DAC output powers up to 0 V and remains there until a valid write takes place to the device. The part contains a power-down feature that reduces the current consumption of the device to <150 nA at 3 V and provides software selectable output loads while in power-down mode. The devices are put into power-down mode over the serial interface. The low power consumption of the AD5602/AD5612/AD5622 in normal operation makes them ideally suited to portable battery operated equipment. The power consumption is 0.4 mW at 5 V.

Product Highlights

• Available in 6-lead LFCSP and SC70 packages.
• Max 100µA power consumption, single-supply operation. This part operates from a single 2.7 V to 5.5 V supply and typically consumes 0.2 mW at 3 V and 0.4 mW at 5 V, making it ideal for battery-powered applications.
• The on-chip output buffer amplifier allows the output of the DAC to swing rail-to-rail with a typical slew rate of 0.5 V/µs.
• Reference derived from the power supply.
• Standard, fast and high speed mode I2C interface.
• Designed for very low power consumption.
• Power-down capability. When powered down, the DAC typically consumes <150 nA at 3 V.
• Power-on-reset and brown out detection.

Applications

• Process control
• Data acquisition systems
• Portable battery-powered instruments
• Digital gain and offset adjustment
• Programmable voltage and current sources
• Programmable attenuators

Data Sheets

Order Information

Reference Materials

• Solutions Bulletins & Brochures：Digital to Analog Converters ICs Solutions Bulletin