- 简体中文
- English
74LVX32: Low Voltage Quad 2-Input OR Gate
The LVX32 contains four 2-input OR gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.
| 74LVX32 Datasheet |
Features
- Input voltage level translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance
| Product | Product & Eco Status | Unit Price/1K Order | Packing Method Convention | Package Marking Convention* |
|---|---|---|---|---|
| 74LVX32MX | Full Production Green as of Sep 2015 China RoHS | $0.2036 | SO 14L NB
-
1.474 x 3.912 x 8.611mm,
TAPE REEL
| Line 1$Y (Fairchild logo) &Z (Plant Code) &2 (2-Digit Date Code) &K
Line 2LVX32 |
| 74LVX32SJX | Obsolete as of 23-Sep-2010 ROHS Compliant as of 27-Feb-2006 Replacement Part: None China RoHS | N/A | SOP 14L
-
1.8 x 5.3 x 10.2mm,
TAPE REEL
| Line 1$Y (Fairchild logo) &Z (Plant Code) &2 (2-Digit Date Code) &K
|
| 74LVX32M | Full Production Green as of Sep 2015 China RoHS | $0.2036 | SO 14L NB
-
1.474 x 3.912 x 8.611mm,
RAIL
| Line 1$Y (Fairchild logo) &Z (Plant Code) &2 (2-Digit Date Code) &K
Line 2LVX32 |
| 74LVX32MTC | Full Production Green as of Jul 2011 China RoHS | $0.2101 | TSSOP 14L
-
1 x 4.4 x 5mm,
RAIL
| Line 1$Y (Fairchild logo) &Z (Plant Code) &2 (2-Digit Date Code) &K
Line 2LVX32 |
| 74LVX32SJ | Obsolete as of 23-Sep-2010 ROHS Compliant as of 27-Feb-2006 Replacement Part: None China RoHS | N/A | SOP 14L
-
1.8 x 5.3 x 10.2mm,
RAIL
| Line 1$Y (Fairchild logo) &Z (Plant Code) &2 (2-Digit Date Code) &K
|
| 74LVX32MTCX | Full Production Green as of Jul 2011 China RoHS | $0.1183 | TSSOP 14L
-
1 x 4.4 x 5mm,
TAPE REEL
| Line 1$Y (Fairchild logo) &Z (Plant Code) &2 (2-Digit Date Code) &K
Line 2LVX32 |
Application Notes
- SO 14L NB Drawing Last Update: Feb 2016
- M14A SON14, Packing Drawing Last Update: Jan 2016
- SOIC Tape And Reel Packing Drawing Last Update: Jun 2016
- SOP 14L Drawing Last Update: Nov 2015
- M14D SOP EIAJ 14L, Packing Drawing Last Update: Jan 2016
- SOIC 14L PACKING DRAWING Last Update: May 2013
- SOIC TUBE Packing Drawing Last Update: Dec 2016
- TSSOP 14L Drawing Last Update: Oct 2015
- MTC14 TSSOP14 Leads, Packing Drawing Last Update: Jan 2016
- Using Fairchilds LVX Low Voltage Dual Supply CMOS Translating Transceivers Last Update : 28-Jun-2014
©1993 - 2024 BDTIC
